| Author | Tokens | Token Proportion | Commits | Commit Proportion |
|---|---|---|---|---|
| David Daney | 1597 | 100.00% | 4 | 100.00% |
| Total | 1597 | 4 |
/***********************license start*************** * Author: Cavium Networks * * Contact: support@caviumnetworks.com * This file is part of the OCTEON SDK * * Copyright (c) 2003-2012 Cavium Networks * * This file is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License, Version 2, as * published by the Free Software Foundation. * * This file is distributed in the hope that it will be useful, but * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or * NONINFRINGEMENT. See the GNU General Public License for more * details. * * You should have received a copy of the GNU General Public License * along with this file; if not, write to the Free Software * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA * or visit http://www.gnu.org/licenses/. * * This file may also be available under a different license from Cavium. * Contact Cavium Networks for more information ***********************license end**************************************/ #ifndef __CVMX_MIXX_DEFS_H__ #define __CVMX_MIXX_DEFS_H__ #define CVMX_MIXX_BIST(offset) (CVMX_ADD_IO_SEG(0x0001070000100078ull) + ((offset) & 1) * 2048) #define CVMX_MIXX_CTL(offset) (CVMX_ADD_IO_SEG(0x0001070000100020ull) + ((offset) & 1) * 2048) #define CVMX_MIXX_INTENA(offset) (CVMX_ADD_IO_SEG(0x0001070000100050ull) + ((offset) & 1) * 2048) #define CVMX_MIXX_IRCNT(offset) (CVMX_ADD_IO_SEG(0x0001070000100030ull) + ((offset) & 1) * 2048) #define CVMX_MIXX_IRHWM(offset) (CVMX_ADD_IO_SEG(0x0001070000100028ull) + ((offset) & 1) * 2048) #define CVMX_MIXX_IRING1(offset) (CVMX_ADD_IO_SEG(0x0001070000100010ull) + ((offset) & 1) * 2048) #define CVMX_MIXX_IRING2(offset) (CVMX_ADD_IO_SEG(0x0001070000100018ull) + ((offset) & 1) * 2048) #define CVMX_MIXX_ISR(offset) (CVMX_ADD_IO_SEG(0x0001070000100048ull) + ((offset) & 1) * 2048) #define CVMX_MIXX_ORCNT(offset) (CVMX_ADD_IO_SEG(0x0001070000100040ull) + ((offset) & 1) * 2048) #define CVMX_MIXX_ORHWM(offset) (CVMX_ADD_IO_SEG(0x0001070000100038ull) + ((offset) & 1) * 2048) #define CVMX_MIXX_ORING1(offset) (CVMX_ADD_IO_SEG(0x0001070000100000ull) + ((offset) & 1) * 2048) #define CVMX_MIXX_ORING2(offset) (CVMX_ADD_IO_SEG(0x0001070000100008ull) + ((offset) & 1) * 2048) #define CVMX_MIXX_REMCNT(offset) (CVMX_ADD_IO_SEG(0x0001070000100058ull) + ((offset) & 1) * 2048) #define CVMX_MIXX_TSCTL(offset) (CVMX_ADD_IO_SEG(0x0001070000100068ull) + ((offset) & 1) * 2048) #define CVMX_MIXX_TSTAMP(offset) (CVMX_ADD_IO_SEG(0x0001070000100060ull) + ((offset) & 1) * 2048) union cvmx_mixx_bist { uint64_t u64; struct cvmx_mixx_bist_s { #ifdef __BIG_ENDIAN_BITFIELD uint64_t reserved_6_63:58; uint64_t opfdat:1; uint64_t mrgdat:1; uint64_t mrqdat:1; uint64_t ipfdat:1; uint64_t irfdat:1; uint64_t orfdat:1; #else uint64_t orfdat:1; uint64_t irfdat:1; uint64_t ipfdat:1; uint64_t mrqdat:1; uint64_t mrgdat:1; uint64_t opfdat:1; uint64_t reserved_6_63:58; #endif } s; struct cvmx_mixx_bist_cn52xx { #ifdef __BIG_ENDIAN_BITFIELD uint64_t reserved_4_63:60; uint64_t mrqdat:1; uint64_t ipfdat:1; uint64_t irfdat:1; uint64_t orfdat:1; #else uint64_t orfdat:1; uint64_t irfdat:1; uint64_t ipfdat:1; uint64_t mrqdat:1; uint64_t reserved_4_63:60; #endif } cn52xx; }; union cvmx_mixx_ctl { uint64_t u64; struct cvmx_mixx_ctl_s { #ifdef __BIG_ENDIAN_BITFIELD uint64_t reserved_12_63:52; uint64_t ts_thresh:4; uint64_t crc_strip:1; uint64_t busy:1; uint64_t en:1; uint64_t reset:1; uint64_t lendian:1; uint64_t nbtarb:1; uint64_t mrq_hwm:2; #else uint64_t mrq_hwm:2; uint64_t nbtarb:1; uint64_t lendian:1; uint64_t reset:1; uint64_t en:1; uint64_t busy:1; uint64_t crc_strip:1; uint64_t ts_thresh:4; uint64_t reserved_12_63:52; #endif } s; struct cvmx_mixx_ctl_cn52xx { #ifdef __BIG_ENDIAN_BITFIELD uint64_t reserved_8_63:56; uint64_t crc_strip:1; uint64_t busy:1; uint64_t en:1; uint64_t reset:1; uint64_t lendian:1; uint64_t nbtarb:1; uint64_t mrq_hwm:2; #else uint64_t mrq_hwm:2; uint64_t nbtarb:1; uint64_t lendian:1; uint64_t reset:1; uint64_t en:1; uint64_t busy:1; uint64_t crc_strip:1; uint64_t reserved_8_63:56; #endif } cn52xx; }; union cvmx_mixx_intena { uint64_t u64; struct cvmx_mixx_intena_s { #ifdef __BIG_ENDIAN_BITFIELD uint64_t reserved_8_63:56; uint64_t tsena:1; uint64_t orunena:1; uint64_t irunena:1; uint64_t data_drpena:1; uint64_t ithena:1; uint64_t othena:1; uint64_t ivfena:1; uint64_t ovfena:1; #else uint64_t ovfena:1; uint64_t ivfena:1; uint64_t othena:1; uint64_t ithena:1; uint64_t data_drpena:1; uint64_t irunena:1; uint64_t orunena:1; uint64_t tsena:1; uint64_t reserved_8_63:56; #endif } s; struct cvmx_mixx_intena_cn52xx { #ifdef __BIG_ENDIAN_BITFIELD uint64_t reserved_7_63:57; uint64_t orunena:1; uint64_t irunena:1; uint64_t data_drpena:1; uint64_t ithena:1; uint64_t othena:1; uint64_t ivfena:1; uint64_t ovfena:1; #else uint64_t ovfena:1; uint64_t ivfena:1; uint64_t othena:1; uint64_t ithena:1; uint64_t data_drpena:1; uint64_t irunena:1; uint64_t orunena:1; uint64_t reserved_7_63:57; #endif } cn52xx; }; union cvmx_mixx_ircnt { uint64_t u64; struct cvmx_mixx_ircnt_s { #ifdef __BIG_ENDIAN_BITFIELD uint64_t reserved_20_63:44; uint64_t ircnt:20; #else uint64_t ircnt:20; uint64_t reserved_20_63:44; #endif } s; }; union cvmx_mixx_irhwm { uint64_t u64; struct cvmx_mixx_irhwm_s { #ifdef __BIG_ENDIAN_BITFIELD uint64_t reserved_40_63:24; uint64_t ibplwm:20; uint64_t irhwm:20; #else uint64_t irhwm:20; uint64_t ibplwm:20; uint64_t reserved_40_63:24; #endif } s; }; union cvmx_mixx_iring1 { uint64_t u64; struct cvmx_mixx_iring1_s { #ifdef __BIG_ENDIAN_BITFIELD uint64_t reserved_60_63:4; uint64_t isize:20; uint64_t ibase:37; uint64_t reserved_0_2:3; #else uint64_t reserved_0_2:3; uint64_t ibase:37; uint64_t isize:20; uint64_t reserved_60_63:4; #endif } s; struct cvmx_mixx_iring1_cn52xx { #ifdef __BIG_ENDIAN_BITFIELD uint64_t reserved_60_63:4; uint64_t isize:20; uint64_t reserved_36_39:4; uint64_t ibase:33; uint64_t reserved_0_2:3; #else uint64_t reserved_0_2:3; uint64_t ibase:33; uint64_t reserved_36_39:4; uint64_t isize:20; uint64_t reserved_60_63:4; #endif } cn52xx; }; union cvmx_mixx_iring2 { uint64_t u64; struct cvmx_mixx_iring2_s { #ifdef __BIG_ENDIAN_BITFIELD uint64_t reserved_52_63:12; uint64_t itlptr:20; uint64_t reserved_20_31:12; uint64_t idbell:20; #else uint64_t idbell:20; uint64_t reserved_20_31:12; uint64_t itlptr:20; uint64_t reserved_52_63:12; #endif } s; }; union cvmx_mixx_isr { uint64_t u64; struct cvmx_mixx_isr_s { #ifdef __BIG_ENDIAN_BITFIELD uint64_t reserved_8_63:56; uint64_t ts:1; uint64_t orun:1; uint64_t irun:1; uint64_t data_drp:1; uint64_t irthresh:1; uint64_t orthresh:1; uint64_t idblovf:1; uint64_t odblovf:1; #else uint64_t odblovf:1; uint64_t idblovf:1; uint64_t orthresh:1; uint64_t irthresh:1; uint64_t data_drp:1; uint64_t irun:1; uint64_t orun:1; uint64_t ts:1; uint64_t reserved_8_63:56; #endif } s; struct cvmx_mixx_isr_cn52xx { #ifdef __BIG_ENDIAN_BITFIELD uint64_t reserved_7_63:57; uint64_t orun:1; uint64_t irun:1; uint64_t data_drp:1; uint64_t irthresh:1; uint64_t orthresh:1; uint64_t idblovf:1; uint64_t odblovf:1; #else uint64_t odblovf:1; uint64_t idblovf:1; uint64_t orthresh:1; uint64_t irthresh:1; uint64_t data_drp:1; uint64_t irun:1; uint64_t orun:1; uint64_t reserved_7_63:57; #endif } cn52xx; }; union cvmx_mixx_orcnt { uint64_t u64; struct cvmx_mixx_orcnt_s { #ifdef __BIG_ENDIAN_BITFIELD uint64_t reserved_20_63:44; uint64_t orcnt:20; #else uint64_t orcnt:20; uint64_t reserved_20_63:44; #endif } s; }; union cvmx_mixx_orhwm { uint64_t u64; struct cvmx_mixx_orhwm_s { #ifdef __BIG_ENDIAN_BITFIELD uint64_t reserved_20_63:44; uint64_t orhwm:20; #else uint64_t orhwm:20; uint64_t reserved_20_63:44; #endif } s; }; union cvmx_mixx_oring1 { uint64_t u64; struct cvmx_mixx_oring1_s { #ifdef __BIG_ENDIAN_BITFIELD uint64_t reserved_60_63:4; uint64_t osize:20; uint64_t obase:37; uint64_t reserved_0_2:3; #else uint64_t reserved_0_2:3; uint64_t obase:37; uint64_t osize:20; uint64_t reserved_60_63:4; #endif } s; struct cvmx_mixx_oring1_cn52xx { #ifdef __BIG_ENDIAN_BITFIELD uint64_t reserved_60_63:4; uint64_t osize:20; uint64_t reserved_36_39:4; uint64_t obase:33; uint64_t reserved_0_2:3; #else uint64_t reserved_0_2:3; uint64_t obase:33; uint64_t reserved_36_39:4; uint64_t osize:20; uint64_t reserved_60_63:4; #endif } cn52xx; }; union cvmx_mixx_oring2 { uint64_t u64; struct cvmx_mixx_oring2_s { #ifdef __BIG_ENDIAN_BITFIELD uint64_t reserved_52_63:12; uint64_t otlptr:20; uint64_t reserved_20_31:12; uint64_t odbell:20; #else uint64_t odbell:20; uint64_t reserved_20_31:12; uint64_t otlptr:20; uint64_t reserved_52_63:12; #endif } s; }; union cvmx_mixx_remcnt { uint64_t u64; struct cvmx_mixx_remcnt_s { #ifdef __BIG_ENDIAN_BITFIELD uint64_t reserved_52_63:12; uint64_t iremcnt:20; uint64_t reserved_20_31:12; uint64_t oremcnt:20; #else uint64_t oremcnt:20; uint64_t reserved_20_31:12; uint64_t iremcnt:20; uint64_t reserved_52_63:12; #endif } s; }; union cvmx_mixx_tsctl { uint64_t u64; struct cvmx_mixx_tsctl_s { #ifdef __BIG_ENDIAN_BITFIELD uint64_t reserved_21_63:43; uint64_t tsavl:5; uint64_t reserved_13_15:3; uint64_t tstot:5; uint64_t reserved_5_7:3; uint64_t tscnt:5; #else uint64_t tscnt:5; uint64_t reserved_5_7:3; uint64_t tstot:5; uint64_t reserved_13_15:3; uint64_t tsavl:5; uint64_t reserved_21_63:43; #endif } s; }; union cvmx_mixx_tstamp { uint64_t u64; struct cvmx_mixx_tstamp_s { #ifdef __BIG_ENDIAN_BITFIELD uint64_t tstamp:64; #else uint64_t tstamp:64; #endif } s; }; #endif
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with Cregit http://github.com/cregit/cregit
Version 2.0-RC1