Author | Tokens | Token Proportion | Commits | Commit Proportion |
---|---|---|---|---|
Alex Deucher | 3413 | 35.98% | 37 | 16.02% |
Huang Rui | 1885 | 19.87% | 7 | 3.03% |
Christian König | 666 | 7.02% | 30 | 12.99% |
Evan Quan | 445 | 4.69% | 5 | 2.16% |
Sathishkumar S | 380 | 4.01% | 3 | 1.30% |
Junwei (Martin) Zhang | 284 | 2.99% | 6 | 2.60% |
Marek Olšák | 277 | 2.92% | 5 | 2.16% |
Leo Liu | 160 | 1.69% | 9 | 3.90% |
Jiawei | 131 | 1.38% | 1 | 0.43% |
xinhui pan | 123 | 1.30% | 3 | 1.30% |
Candice Li | 106 | 1.12% | 4 | 1.73% |
Rex Zhu | 93 | 0.98% | 5 | 2.16% |
James Zhu | 93 | 0.98% | 6 | 2.60% |
Arindam Nath | 92 | 0.97% | 1 | 0.43% |
Kevin Wang | 92 | 0.97% | 3 | 1.30% |
Lang Yu | 80 | 0.84% | 4 | 1.73% |
Lee Jones | 72 | 0.76% | 2 | 0.87% |
Ken Wang | 70 | 0.74% | 4 | 1.73% |
Mario Limonciello | 68 | 0.72% | 4 | 1.73% |
changzhu | 56 | 0.59% | 1 | 0.43% |
Thomas Zimmermann | 53 | 0.56% | 2 | 0.87% |
Monk Liu | 53 | 0.56% | 2 | 0.87% |
Bas Nieuwenhuizen | 52 | 0.55% | 1 | 0.43% |
Nirmoy Das | 51 | 0.54% | 5 | 2.16% |
Andrey Grodzovsky | 47 | 0.50% | 3 | 1.30% |
Hawking Zhang | 45 | 0.47% | 2 | 0.87% |
Lijo Lazar | 38 | 0.40% | 2 | 0.87% |
Luben Tuikov | 36 | 0.38% | 5 | 2.16% |
Yifan Zhang | 36 | 0.38% | 1 | 0.43% |
Boyuan Zhang | 35 | 0.37% | 2 | 0.87% |
David Francis | 34 | 0.36% | 3 | 1.30% |
Flora Cui | 33 | 0.35% | 1 | 0.43% |
Dave Airlie | 30 | 0.32% | 5 | 2.16% |
Michel Dänzer | 28 | 0.30% | 2 | 0.87% |
Graham Sider | 28 | 0.30% | 1 | 0.43% |
Bokun Zhang | 27 | 0.28% | 1 | 0.43% |
Dan Carpenter | 27 | 0.28% | 1 | 0.43% |
Jammy Zhou | 24 | 0.25% | 5 | 2.16% |
Chunming Zhou | 20 | 0.21% | 4 | 1.73% |
Felix Kuhling | 18 | 0.19% | 4 | 1.73% |
Arunpravin Pannerslvam | 18 | 0.19% | 2 | 0.87% |
Trek | 14 | 0.15% | 1 | 0.43% |
Philip Yang | 14 | 0.15% | 1 | 0.43% |
Guchun Chen | 12 | 0.13% | 2 | 0.87% |
Nicholas Kazlauskas | 12 | 0.13% | 1 | 0.43% |
Pierre-Eric Pelloux-Prayer | 12 | 0.13% | 1 | 0.43% |
Thierry Reding | 12 | 0.13% | 1 | 0.43% |
Huacai Chen | 10 | 0.11% | 1 | 0.43% |
Xiangliang Yu | 8 | 0.08% | 2 | 0.87% |
Peilin Ye | 7 | 0.07% | 1 | 0.43% |
Srinivasan S | 7 | 0.07% | 1 | 0.43% |
Emily Deng | 6 | 0.06% | 1 | 0.43% |
Navid Emamdoost | 5 | 0.05% | 1 | 0.43% |
Sam Ravnborg | 4 | 0.04% | 2 | 0.87% |
Ma Jun | 4 | 0.04% | 2 | 0.87% |
Roger He | 4 | 0.04% | 1 | 0.43% |
yanyang1 | 4 | 0.04% | 1 | 0.43% |
Samuel Li | 4 | 0.04% | 2 | 0.87% |
Danilo Krummrich | 3 | 0.03% | 1 | 0.43% |
Oded Gabbay | 3 | 0.03% | 1 | 0.43% |
Kent Russell | 3 | 0.03% | 1 | 0.43% |
Noralf Trönnes | 2 | 0.02% | 1 | 0.43% |
Oleksandr Andrushchenko | 2 | 0.02% | 1 | 0.43% |
Lukas Wunner | 2 | 0.02% | 1 | 0.43% |
Pixel Ding | 2 | 0.02% | 1 | 0.43% |
Gerd Hoffmann | 2 | 0.02% | 1 | 0.43% |
Mukul Joshi | 2 | 0.02% | 1 | 0.43% |
Gabriel Krisman Bertazi | 2 | 0.02% | 1 | 0.43% |
Konstantin Meskhidze | 2 | 0.02% | 1 | 0.43% |
Harish Kasiviswanathan | 1 | 0.01% | 1 | 0.43% |
Likun Gao | 1 | 0.01% | 1 | 0.43% |
Alex Xie | 1 | 0.01% | 1 | 0.43% |
Fenghua Yu | 1 | 0.01% | 1 | 0.43% |
Total | 9487 | 231 |
/* * Copyright 2008 Advanced Micro Devices, Inc. * Copyright 2008 Red Hat Inc. * Copyright 2009 Jerome Glisse. * * Permission is hereby granted, free of charge, to any person obtaining a * copy of this software and associated documentation files (the "Software"), * to deal in the Software without restriction, including without limitation * the rights to use, copy, modify, merge, publish, distribute, sublicense, * and/or sell copies of the Software, and to permit persons to whom the * Software is furnished to do so, subject to the following conditions: * * The above copyright notice and this permission notice shall be included in * all copies or substantial portions of the Software. * * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR * OTHER DEALINGS IN THE SOFTWARE. * * Authors: Dave Airlie * Alex Deucher * Jerome Glisse */ #include "amdgpu.h" #include <drm/amdgpu_drm.h> #include <drm/drm_drv.h> #include <drm/drm_fb_helper.h> #include "amdgpu_uvd.h" #include "amdgpu_vce.h" #include "atom.h" #include <linux/vga_switcheroo.h> #include <linux/slab.h> #include <linux/uaccess.h> #include <linux/pci.h> #include <linux/pm_runtime.h> #include "amdgpu_amdkfd.h" #include "amdgpu_gem.h" #include "amdgpu_display.h" #include "amdgpu_ras.h" #include "amd_pcie.h" void amdgpu_unregister_gpu_instance(struct amdgpu_device *adev) { struct amdgpu_gpu_instance *gpu_instance; int i; mutex_lock(&mgpu_info.mutex); for (i = 0; i < mgpu_info.num_gpu; i++) { gpu_instance = &(mgpu_info.gpu_ins[i]); if (gpu_instance->adev == adev) { mgpu_info.gpu_ins[i] = mgpu_info.gpu_ins[mgpu_info.num_gpu - 1]; mgpu_info.num_gpu--; if (adev->flags & AMD_IS_APU) mgpu_info.num_apu--; else mgpu_info.num_dgpu--; break; } } mutex_unlock(&mgpu_info.mutex); } /** * amdgpu_driver_unload_kms - Main unload function for KMS. * * @dev: drm dev pointer * * This is the main unload function for KMS (all asics). * Returns 0 on success. */ void amdgpu_driver_unload_kms(struct drm_device *dev) { struct amdgpu_device *adev = drm_to_adev(dev); if (adev == NULL) return; amdgpu_unregister_gpu_instance(adev); if (adev->rmmio == NULL) return; if (amdgpu_acpi_smart_shift_update(dev, AMDGPU_SS_DRV_UNLOAD)) DRM_WARN("smart shift update failed\n"); amdgpu_acpi_fini(adev); amdgpu_device_fini_hw(adev); } void amdgpu_register_gpu_instance(struct amdgpu_device *adev) { struct amdgpu_gpu_instance *gpu_instance; mutex_lock(&mgpu_info.mutex); if (mgpu_info.num_gpu >= MAX_GPU_INSTANCE) { DRM_ERROR("Cannot register more gpu instance\n"); mutex_unlock(&mgpu_info.mutex); return; } gpu_instance = &(mgpu_info.gpu_ins[mgpu_info.num_gpu]); gpu_instance->adev = adev; gpu_instance->mgpu_fan_enabled = 0; mgpu_info.num_gpu++; if (adev->flags & AMD_IS_APU) mgpu_info.num_apu++; else mgpu_info.num_dgpu++; mutex_unlock(&mgpu_info.mutex); } /** * amdgpu_driver_load_kms - Main load function for KMS. * * @adev: pointer to struct amdgpu_device * @flags: device flags * * This is the main load function for KMS (all asics). * Returns 0 on success, error on failure. */ int amdgpu_driver_load_kms(struct amdgpu_device *adev, unsigned long flags) { struct drm_device *dev; int r, acpi_status; dev = adev_to_drm(adev); /* amdgpu_device_init should report only fatal error * like memory allocation failure or iomapping failure, * or memory manager initialization failure, it must * properly initialize the GPU MC controller and permit * VRAM allocation */ r = amdgpu_device_init(adev, flags); if (r) { dev_err(dev->dev, "Fatal error during GPU init\n"); goto out; } amdgpu_device_detect_runtime_pm_mode(adev); /* Call ACPI methods: require modeset init * but failure is not fatal */ acpi_status = amdgpu_acpi_init(adev); if (acpi_status) dev_dbg(dev->dev, "Error during ACPI methods call\n"); if (amdgpu_acpi_smart_shift_update(dev, AMDGPU_SS_DRV_LOAD)) DRM_WARN("smart shift update failed\n"); out: if (r) amdgpu_driver_unload_kms(dev); return r; } static enum amd_ip_block_type amdgpu_ip_get_block_type(struct amdgpu_device *adev, uint32_t ip) { enum amd_ip_block_type type; switch (ip) { case AMDGPU_HW_IP_GFX: type = AMD_IP_BLOCK_TYPE_GFX; break; case AMDGPU_HW_IP_COMPUTE: type = AMD_IP_BLOCK_TYPE_GFX; break; case AMDGPU_HW_IP_DMA: type = AMD_IP_BLOCK_TYPE_SDMA; break; case AMDGPU_HW_IP_UVD: case AMDGPU_HW_IP_UVD_ENC: type = AMD_IP_BLOCK_TYPE_UVD; break; case AMDGPU_HW_IP_VCE: type = AMD_IP_BLOCK_TYPE_VCE; break; case AMDGPU_HW_IP_VCN_DEC: case AMDGPU_HW_IP_VCN_ENC: type = AMD_IP_BLOCK_TYPE_VCN; break; case AMDGPU_HW_IP_VCN_JPEG: type = (amdgpu_device_ip_get_ip_block(adev, AMD_IP_BLOCK_TYPE_JPEG)) ? AMD_IP_BLOCK_TYPE_JPEG : AMD_IP_BLOCK_TYPE_VCN; break; default: type = AMD_IP_BLOCK_TYPE_NUM; break; } return type; } static int amdgpu_firmware_info(struct drm_amdgpu_info_firmware *fw_info, struct drm_amdgpu_query_fw *query_fw, struct amdgpu_device *adev) { switch (query_fw->fw_type) { case AMDGPU_INFO_FW_VCE: fw_info->ver = adev->vce.fw_version; fw_info->feature = adev->vce.fb_version; break; case AMDGPU_INFO_FW_UVD: fw_info->ver = adev->uvd.fw_version; fw_info->feature = 0; break; case AMDGPU_INFO_FW_VCN: fw_info->ver = adev->vcn.fw_version; fw_info->feature = 0; break; case AMDGPU_INFO_FW_GMC: fw_info->ver = adev->gmc.fw_version; fw_info->feature = 0; break; case AMDGPU_INFO_FW_GFX_ME: fw_info->ver = adev->gfx.me_fw_version; fw_info->feature = adev->gfx.me_feature_version; break; case AMDGPU_INFO_FW_GFX_PFP: fw_info->ver = adev->gfx.pfp_fw_version; fw_info->feature = adev->gfx.pfp_feature_version; break; case AMDGPU_INFO_FW_GFX_CE: fw_info->ver = adev->gfx.ce_fw_version; fw_info->feature = adev->gfx.ce_feature_version; break; case AMDGPU_INFO_FW_GFX_RLC: fw_info->ver = adev->gfx.rlc_fw_version; fw_info->feature = adev->gfx.rlc_feature_version; break; case AMDGPU_INFO_FW_GFX_RLC_RESTORE_LIST_CNTL: fw_info->ver = adev->gfx.rlc_srlc_fw_version; fw_info->feature = adev->gfx.rlc_srlc_feature_version; break; case AMDGPU_INFO_FW_GFX_RLC_RESTORE_LIST_GPM_MEM: fw_info->ver = adev->gfx.rlc_srlg_fw_version; fw_info->feature = adev->gfx.rlc_srlg_feature_version; break; case AMDGPU_INFO_FW_GFX_RLC_RESTORE_LIST_SRM_MEM: fw_info->ver = adev->gfx.rlc_srls_fw_version; fw_info->feature = adev->gfx.rlc_srls_feature_version; break; case AMDGPU_INFO_FW_GFX_RLCP: fw_info->ver = adev->gfx.rlcp_ucode_version; fw_info->feature = adev->gfx.rlcp_ucode_feature_version; break; case AMDGPU_INFO_FW_GFX_RLCV: fw_info->ver = adev->gfx.rlcv_ucode_version; fw_info->feature = adev->gfx.rlcv_ucode_feature_version; break; case AMDGPU_INFO_FW_GFX_MEC: if (query_fw->index == 0) { fw_info->ver = adev->gfx.mec_fw_version; fw_info->feature = adev->gfx.mec_feature_version; } else if (query_fw->index == 1) { fw_info->ver = adev->gfx.mec2_fw_version; fw_info->feature = adev->gfx.mec2_feature_version; } else return -EINVAL; break; case AMDGPU_INFO_FW_SMC: fw_info->ver = adev->pm.fw_version; fw_info->feature = 0; break; case AMDGPU_INFO_FW_TA: switch (query_fw->index) { case TA_FW_TYPE_PSP_XGMI: fw_info->ver = adev->psp.xgmi_context.context.bin_desc.fw_version; fw_info->feature = adev->psp.xgmi_context.context .bin_desc.feature_version; break; case TA_FW_TYPE_PSP_RAS: fw_info->ver = adev->psp.ras_context.context.bin_desc.fw_version; fw_info->feature = adev->psp.ras_context.context .bin_desc.feature_version; break; case TA_FW_TYPE_PSP_HDCP: fw_info->ver = adev->psp.hdcp_context.context.bin_desc.fw_version; fw_info->feature = adev->psp.hdcp_context.context .bin_desc.feature_version; break; case TA_FW_TYPE_PSP_DTM: fw_info->ver = adev->psp.dtm_context.context.bin_desc.fw_version; fw_info->feature = adev->psp.dtm_context.context .bin_desc.feature_version; break; case TA_FW_TYPE_PSP_RAP: fw_info->ver = adev->psp.rap_context.context.bin_desc.fw_version; fw_info->feature = adev->psp.rap_context.context .bin_desc.feature_version; break; case TA_FW_TYPE_PSP_SECUREDISPLAY: fw_info->ver = adev->psp.securedisplay_context.context.bin_desc.fw_version; fw_info->feature = adev->psp.securedisplay_context.context.bin_desc .feature_version; break; default: return -EINVAL; } break; case AMDGPU_INFO_FW_SDMA: if (query_fw->index >= adev->sdma.num_instances) return -EINVAL; fw_info->ver = adev->sdma.instance[query_fw->index].fw_version; fw_info->feature = adev->sdma.instance[query_fw->index].feature_version; break; case AMDGPU_INFO_FW_SOS: fw_info->ver = adev->psp.sos.fw_version; fw_info->feature = adev->psp.sos.feature_version; break; case AMDGPU_INFO_FW_ASD: fw_info->ver = adev->psp.asd_context.bin_desc.fw_version; fw_info->feature = adev->psp.asd_context.bin_desc.feature_version; break; case AMDGPU_INFO_FW_DMCU: fw_info->ver = adev->dm.dmcu_fw_version; fw_info->feature = 0; break; case AMDGPU_INFO_FW_DMCUB: fw_info->ver = adev->dm.dmcub_fw_version; fw_info->feature = 0; break; case AMDGPU_INFO_FW_TOC: fw_info->ver = adev->psp.toc.fw_version; fw_info->feature = adev->psp.toc.feature_version; break; case AMDGPU_INFO_FW_CAP: fw_info->ver = adev->psp.cap_fw_version; fw_info->feature = adev->psp.cap_feature_version; break; case AMDGPU_INFO_FW_MES_KIQ: fw_info->ver = adev->mes.kiq_version & AMDGPU_MES_VERSION_MASK; fw_info->feature = (adev->mes.kiq_version & AMDGPU_MES_FEAT_VERSION_MASK) >> AMDGPU_MES_FEAT_VERSION_SHIFT; break; case AMDGPU_INFO_FW_MES: fw_info->ver = adev->mes.sched_version & AMDGPU_MES_VERSION_MASK; fw_info->feature = (adev->mes.sched_version & AMDGPU_MES_FEAT_VERSION_MASK) >> AMDGPU_MES_FEAT_VERSION_SHIFT; break; case AMDGPU_INFO_FW_IMU: fw_info->ver = adev->gfx.imu_fw_version; fw_info->feature = 0; break; case AMDGPU_INFO_FW_VPE: fw_info->ver = adev->vpe.fw_version; fw_info->feature = adev->vpe.feature_version; break; default: return -EINVAL; } return 0; } static int amdgpu_hw_ip_info(struct amdgpu_device *adev, struct drm_amdgpu_info *info, struct drm_amdgpu_info_hw_ip *result) { uint32_t ib_start_alignment = 0; uint32_t ib_size_alignment = 0; enum amd_ip_block_type type; unsigned int num_rings = 0; unsigned int i, j; if (info->query_hw_ip.ip_instance >= AMDGPU_HW_IP_INSTANCE_MAX_COUNT) return -EINVAL; switch (info->query_hw_ip.type) { case AMDGPU_HW_IP_GFX: type = AMD_IP_BLOCK_TYPE_GFX; for (i = 0; i < adev->gfx.num_gfx_rings; i++) if (adev->gfx.gfx_ring[i].sched.ready) ++num_rings; ib_start_alignment = 32; ib_size_alignment = 32; break; case AMDGPU_HW_IP_COMPUTE: type = AMD_IP_BLOCK_TYPE_GFX; for (i = 0; i < adev->gfx.num_compute_rings; i++) if (adev->gfx.compute_ring[i].sched.ready) ++num_rings; ib_start_alignment = 32; ib_size_alignment = 32; break; case AMDGPU_HW_IP_DMA: type = AMD_IP_BLOCK_TYPE_SDMA; for (i = 0; i < adev->sdma.num_instances; i++) if (adev->sdma.instance[i].ring.sched.ready) ++num_rings; ib_start_alignment = 256; ib_size_alignment = 4; break; case AMDGPU_HW_IP_UVD: type = AMD_IP_BLOCK_TYPE_UVD; for (i = 0; i < adev->uvd.num_uvd_inst; i++) { if (adev->uvd.harvest_config & (1 << i)) continue; if (adev->uvd.inst[i].ring.sched.ready) ++num_rings; } ib_start_alignment = 256; ib_size_alignment = 64; break; case AMDGPU_HW_IP_VCE: type = AMD_IP_BLOCK_TYPE_VCE; for (i = 0; i < adev->vce.num_rings; i++) if (adev->vce.ring[i].sched.ready) ++num_rings; ib_start_alignment = 256; ib_size_alignment = 4; break; case AMDGPU_HW_IP_UVD_ENC: type = AMD_IP_BLOCK_TYPE_UVD; for (i = 0; i < adev->uvd.num_uvd_inst; i++) { if (adev->uvd.harvest_config & (1 << i)) continue; for (j = 0; j < adev->uvd.num_enc_rings; j++) if (adev->uvd.inst[i].ring_enc[j].sched.ready) ++num_rings; } ib_start_alignment = 256; ib_size_alignment = 4; break; case AMDGPU_HW_IP_VCN_DEC: type = AMD_IP_BLOCK_TYPE_VCN; for (i = 0; i < adev->vcn.num_vcn_inst; i++) { if (adev->vcn.harvest_config & (1 << i)) continue; if (adev->vcn.inst[i].ring_dec.sched.ready) ++num_rings; } ib_start_alignment = 256; ib_size_alignment = 64; break; case AMDGPU_HW_IP_VCN_ENC: type = AMD_IP_BLOCK_TYPE_VCN; for (i = 0; i < adev->vcn.num_vcn_inst; i++) { if (adev->vcn.harvest_config & (1 << i)) continue; for (j = 0; j < adev->vcn.num_enc_rings; j++) if (adev->vcn.inst[i].ring_enc[j].sched.ready) ++num_rings; } ib_start_alignment = 256; ib_size_alignment = 4; break; case AMDGPU_HW_IP_VCN_JPEG: type = (amdgpu_device_ip_get_ip_block(adev, AMD_IP_BLOCK_TYPE_JPEG)) ? AMD_IP_BLOCK_TYPE_JPEG : AMD_IP_BLOCK_TYPE_VCN; for (i = 0; i < adev->jpeg.num_jpeg_inst; i++) { if (adev->jpeg.harvest_config & (1 << i)) continue; for (j = 0; j < adev->jpeg.num_jpeg_rings; j++) if (adev->jpeg.inst[i].ring_dec[j].sched.ready) ++num_rings; } ib_start_alignment = 256; ib_size_alignment = 64; break; case AMDGPU_HW_IP_VPE: type = AMD_IP_BLOCK_TYPE_VPE; if (adev->vpe.ring.sched.ready) ++num_rings; ib_start_alignment = 256; ib_size_alignment = 4; break; default: return -EINVAL; } for (i = 0; i < adev->num_ip_blocks; i++) if (adev->ip_blocks[i].version->type == type && adev->ip_blocks[i].status.valid) break; if (i == adev->num_ip_blocks) return 0; num_rings = min(amdgpu_ctx_num_entities[info->query_hw_ip.type], num_rings); result->hw_ip_version_major = adev->ip_blocks[i].version->major; result->hw_ip_version_minor = adev->ip_blocks[i].version->minor; if (adev->asic_type >= CHIP_VEGA10) { switch (type) { case AMD_IP_BLOCK_TYPE_GFX: result->ip_discovery_version = IP_VERSION_MAJ_MIN_REV(amdgpu_ip_version(adev, GC_HWIP, 0)); break; case AMD_IP_BLOCK_TYPE_SDMA: result->ip_discovery_version = IP_VERSION_MAJ_MIN_REV(amdgpu_ip_version(adev, SDMA0_HWIP, 0)); break; case AMD_IP_BLOCK_TYPE_UVD: case AMD_IP_BLOCK_TYPE_VCN: case AMD_IP_BLOCK_TYPE_JPEG: result->ip_discovery_version = IP_VERSION_MAJ_MIN_REV(amdgpu_ip_version(adev, UVD_HWIP, 0)); break; case AMD_IP_BLOCK_TYPE_VCE: result->ip_discovery_version = IP_VERSION_MAJ_MIN_REV(amdgpu_ip_version(adev, VCE_HWIP, 0)); break; case AMD_IP_BLOCK_TYPE_VPE: result->ip_discovery_version = IP_VERSION_MAJ_MIN_REV(amdgpu_ip_version(adev, VPE_HWIP, 0)); break; default: result->ip_discovery_version = 0; break; } } else { result->ip_discovery_version = 0; } result->capabilities_flags = 0; result->available_rings = (1 << num_rings) - 1; result->ib_start_alignment = ib_start_alignment; result->ib_size_alignment = ib_size_alignment; return 0; } /* * Userspace get information ioctl */ /** * amdgpu_info_ioctl - answer a device specific request. * * @dev: drm device pointer * @data: request object * @filp: drm filp * * This function is used to pass device specific parameters to the userspace * drivers. Examples include: pci device id, pipeline parms, tiling params, * etc. (all asics). * Returns 0 on success, -EINVAL on failure. */ int amdgpu_info_ioctl(struct drm_device *dev, void *data, struct drm_file *filp) { struct amdgpu_device *adev = drm_to_adev(dev); struct drm_amdgpu_info *info = data; struct amdgpu_mode_info *minfo = &adev->mode_info; void __user *out = (void __user *)(uintptr_t)info->return_pointer; struct amdgpu_fpriv *fpriv; struct amdgpu_ip_block *ip_block; enum amd_ip_block_type type; struct amdgpu_xcp *xcp; u32 count, inst_mask; uint32_t size = info->return_size; struct drm_crtc *crtc; uint32_t ui32 = 0; uint64_t ui64 = 0; int i, found, ret; int ui32_size = sizeof(ui32); if (!info->return_size || !info->return_pointer) return -EINVAL; switch (info->query) { case AMDGPU_INFO_ACCEL_WORKING: ui32 = adev->accel_working; return copy_to_user(out, &ui32, min(size, 4u)) ? -EFAULT : 0; case AMDGPU_INFO_CRTC_FROM_ID: for (i = 0, found = 0; i < adev->mode_info.num_crtc; i++) { crtc = (struct drm_crtc *)minfo->crtcs[i]; if (crtc && crtc->base.id == info->mode_crtc.id) { struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc); ui32 = amdgpu_crtc->crtc_id; found = 1; break; } } if (!found) { DRM_DEBUG_KMS("unknown crtc id %d\n", info->mode_crtc.id); return -EINVAL; } return copy_to_user(out, &ui32, min(size, 4u)) ? -EFAULT : 0; case AMDGPU_INFO_HW_IP_INFO: { struct drm_amdgpu_info_hw_ip ip = {}; ret = amdgpu_hw_ip_info(adev, info, &ip); if (ret) return ret; ret = copy_to_user(out, &ip, min_t(size_t, size, sizeof(ip))); return ret ? -EFAULT : 0; } case AMDGPU_INFO_HW_IP_COUNT: { fpriv = (struct amdgpu_fpriv *)filp->driver_priv; type = amdgpu_ip_get_block_type(adev, info->query_hw_ip.type); ip_block = amdgpu_device_ip_get_ip_block(adev, type); if (!ip_block || !ip_block->status.valid) return -EINVAL; if (adev->xcp_mgr && adev->xcp_mgr->num_xcps > 0 && fpriv->xcp_id < adev->xcp_mgr->num_xcps) { xcp = &adev->xcp_mgr->xcp[fpriv->xcp_id]; switch (type) { case AMD_IP_BLOCK_TYPE_GFX: ret = amdgpu_xcp_get_inst_details(xcp, AMDGPU_XCP_GFX, &inst_mask); if (ret) return ret; count = hweight32(inst_mask); break; case AMD_IP_BLOCK_TYPE_SDMA: ret = amdgpu_xcp_get_inst_details(xcp, AMDGPU_XCP_SDMA, &inst_mask); if (ret) return ret; count = hweight32(inst_mask); break; case AMD_IP_BLOCK_TYPE_JPEG: ret = amdgpu_xcp_get_inst_details(xcp, AMDGPU_XCP_VCN, &inst_mask); if (ret) return ret; count = hweight32(inst_mask) * adev->jpeg.num_jpeg_rings; break; case AMD_IP_BLOCK_TYPE_VCN: ret = amdgpu_xcp_get_inst_details(xcp, AMDGPU_XCP_VCN, &inst_mask); if (ret) return ret; count = hweight32(inst_mask); break; default: return -EINVAL; } return copy_to_user(out, &count, min(size, 4u)) ? -EFAULT : 0; } switch (type) { case AMD_IP_BLOCK_TYPE_GFX: case AMD_IP_BLOCK_TYPE_VCE: count = 1; break; case AMD_IP_BLOCK_TYPE_SDMA: count = adev->sdma.num_instances; break; case AMD_IP_BLOCK_TYPE_JPEG: count = adev->jpeg.num_jpeg_inst * adev->jpeg.num_jpeg_rings; break; case AMD_IP_BLOCK_TYPE_VCN: count = adev->vcn.num_vcn_inst; break; case AMD_IP_BLOCK_TYPE_UVD: count = adev->uvd.num_uvd_inst; break; /* For all other IP block types not listed in the switch statement * the ip status is valid here and the instance count is one. */ default: count = 1; break; } return copy_to_user(out, &count, min(size, 4u)) ? -EFAULT : 0; } case AMDGPU_INFO_TIMESTAMP: ui64 = amdgpu_gfx_get_gpu_clock_counter(adev); return copy_to_user(out, &ui64, min(size, 8u)) ? -EFAULT : 0; case AMDGPU_INFO_FW_VERSION: { struct drm_amdgpu_info_firmware fw_info; /* We only support one instance of each IP block right now. */ if (info->query_fw.ip_instance != 0) return -EINVAL; ret = amdgpu_firmware_info(&fw_info, &info->query_fw, adev); if (ret) return ret; return copy_to_user(out, &fw_info, min((size_t)size, sizeof(fw_info))) ? -EFAULT : 0; } case AMDGPU_INFO_NUM_BYTES_MOVED: ui64 = atomic64_read(&adev->num_bytes_moved); return copy_to_user(out, &ui64, min(size, 8u)) ? -EFAULT : 0; case AMDGPU_INFO_NUM_EVICTIONS: ui64 = atomic64_read(&adev->num_evictions); return copy_to_user(out, &ui64, min(size, 8u)) ? -EFAULT : 0; case AMDGPU_INFO_NUM_VRAM_CPU_PAGE_FAULTS: ui64 = atomic64_read(&adev->num_vram_cpu_page_faults); return copy_to_user(out, &ui64, min(size, 8u)) ? -EFAULT : 0; case AMDGPU_INFO_VRAM_USAGE: ui64 = ttm_resource_manager_usage(&adev->mman.vram_mgr.manager); return copy_to_user(out, &ui64, min(size, 8u)) ? -EFAULT : 0; case AMDGPU_INFO_VIS_VRAM_USAGE: ui64 = amdgpu_vram_mgr_vis_usage(&adev->mman.vram_mgr); return copy_to_user(out, &ui64, min(size, 8u)) ? -EFAULT : 0; case AMDGPU_INFO_GTT_USAGE: ui64 = ttm_resource_manager_usage(&adev->mman.gtt_mgr.manager); return copy_to_user(out, &ui64, min(size, 8u)) ? -EFAULT : 0; case AMDGPU_INFO_GDS_CONFIG: { struct drm_amdgpu_info_gds gds_info; memset(&gds_info, 0, sizeof(gds_info)); gds_info.compute_partition_size = adev->gds.gds_size; gds_info.gds_total_size = adev->gds.gds_size; gds_info.gws_per_compute_partition = adev->gds.gws_size; gds_info.oa_per_compute_partition = adev->gds.oa_size; return copy_to_user(out, &gds_info, min((size_t)size, sizeof(gds_info))) ? -EFAULT : 0; } case AMDGPU_INFO_VRAM_GTT: { struct drm_amdgpu_info_vram_gtt vram_gtt; vram_gtt.vram_size = adev->gmc.real_vram_size - atomic64_read(&adev->vram_pin_size) - AMDGPU_VM_RESERVED_VRAM; vram_gtt.vram_cpu_accessible_size = min(adev->gmc.visible_vram_size - atomic64_read(&adev->visible_pin_size), vram_gtt.vram_size); vram_gtt.gtt_size = ttm_manager_type(&adev->mman.bdev, TTM_PL_TT)->size; vram_gtt.gtt_size -= atomic64_read(&adev->gart_pin_size); return copy_to_user(out, &vram_gtt, min((size_t)size, sizeof(vram_gtt))) ? -EFAULT : 0; } case AMDGPU_INFO_MEMORY: { struct drm_amdgpu_memory_info mem; struct ttm_resource_manager *gtt_man = &adev->mman.gtt_mgr.manager; struct ttm_resource_manager *vram_man = &adev->mman.vram_mgr.manager; memset(&mem, 0, sizeof(mem)); mem.vram.total_heap_size = adev->gmc.real_vram_size; mem.vram.usable_heap_size = adev->gmc.real_vram_size - atomic64_read(&adev->vram_pin_size) - AMDGPU_VM_RESERVED_VRAM; mem.vram.heap_usage = ttm_resource_manager_usage(vram_man); mem.vram.max_allocation = mem.vram.usable_heap_size * 3 / 4; mem.cpu_accessible_vram.total_heap_size = adev->gmc.visible_vram_size; mem.cpu_accessible_vram.usable_heap_size = min(adev->gmc.visible_vram_size - atomic64_read(&adev->visible_pin_size), mem.vram.usable_heap_size); mem.cpu_accessible_vram.heap_usage = amdgpu_vram_mgr_vis_usage(&adev->mman.vram_mgr); mem.cpu_accessible_vram.max_allocation = mem.cpu_accessible_vram.usable_heap_size * 3 / 4; mem.gtt.total_heap_size = gtt_man->size; mem.gtt.usable_heap_size = mem.gtt.total_heap_size - atomic64_read(&adev->gart_pin_size); mem.gtt.heap_usage = ttm_resource_manager_usage(gtt_man); mem.gtt.max_allocation = mem.gtt.usable_heap_size * 3 / 4; return copy_to_user(out, &mem, min((size_t)size, sizeof(mem))) ? -EFAULT : 0; } case AMDGPU_INFO_READ_MMR_REG: { unsigned int n, alloc_size; uint32_t *regs; unsigned int se_num = (info->read_mmr_reg.instance >> AMDGPU_INFO_MMR_SE_INDEX_SHIFT) & AMDGPU_INFO_MMR_SE_INDEX_MASK; unsigned int sh_num = (info->read_mmr_reg.instance >> AMDGPU_INFO_MMR_SH_INDEX_SHIFT) & AMDGPU_INFO_MMR_SH_INDEX_MASK; /* set full masks if the userspace set all bits * in the bitfields */ if (se_num == AMDGPU_INFO_MMR_SE_INDEX_MASK) se_num = 0xffffffff; else if (se_num >= AMDGPU_GFX_MAX_SE) return -EINVAL; if (sh_num == AMDGPU_INFO_MMR_SH_INDEX_MASK) sh_num = 0xffffffff; else if (sh_num >= AMDGPU_GFX_MAX_SH_PER_SE) return -EINVAL; if (info->read_mmr_reg.count > 128) return -EINVAL; regs = kmalloc_array(info->read_mmr_reg.count, sizeof(*regs), GFP_KERNEL); if (!regs) return -ENOMEM; alloc_size = info->read_mmr_reg.count * sizeof(*regs); amdgpu_gfx_off_ctrl(adev, false); for (i = 0; i < info->read_mmr_reg.count; i++) { if (amdgpu_asic_read_register(adev, se_num, sh_num, info->read_mmr_reg.dword_offset + i, ®s[i])) { DRM_DEBUG_KMS("unallowed offset %#x\n", info->read_mmr_reg.dword_offset + i); kfree(regs); amdgpu_gfx_off_ctrl(adev, true); return -EFAULT; } } amdgpu_gfx_off_ctrl(adev, true); n = copy_to_user(out, regs, min(size, alloc_size)); kfree(regs); return n ? -EFAULT : 0; } case AMDGPU_INFO_DEV_INFO: { struct drm_amdgpu_info_device *dev_info; uint64_t vm_size; uint32_t pcie_gen_mask; dev_info = kzalloc(sizeof(*dev_info), GFP_KERNEL); if (!dev_info) return -ENOMEM; dev_info->device_id = adev->pdev->device; dev_info->chip_rev = adev->rev_id; dev_info->external_rev = adev->external_rev_id; dev_info->pci_rev = adev->pdev->revision; dev_info->family = adev->family; dev_info->num_shader_engines = adev->gfx.config.max_shader_engines; dev_info->num_shader_arrays_per_engine = adev->gfx.config.max_sh_per_se; /* return all clocks in KHz */ dev_info->gpu_counter_freq = amdgpu_asic_get_xclk(adev) * 10; if (adev->pm.dpm_enabled) { dev_info->max_engine_clock = amdgpu_dpm_get_sclk(adev, false) * 10; dev_info->max_memory_clock = amdgpu_dpm_get_mclk(adev, false) * 10; dev_info->min_engine_clock = amdgpu_dpm_get_sclk(adev, true) * 10; dev_info->min_memory_clock = amdgpu_dpm_get_mclk(adev, true) * 10; } else { dev_info->max_engine_clock = dev_info->min_engine_clock = adev->clock.default_sclk * 10; dev_info->max_memory_clock = dev_info->min_memory_clock = adev->clock.default_mclk * 10; } dev_info->enabled_rb_pipes_mask = adev->gfx.config.backend_enable_mask; dev_info->num_rb_pipes = adev->gfx.config.max_backends_per_se * adev->gfx.config.max_shader_engines; dev_info->num_hw_gfx_contexts = adev->gfx.config.max_hw_contexts; dev_info->ids_flags = 0; if (adev->flags & AMD_IS_APU) dev_info->ids_flags |= AMDGPU_IDS_FLAGS_FUSION; if (adev->gfx.mcbp) dev_info->ids_flags |= AMDGPU_IDS_FLAGS_PREEMPTION; if (amdgpu_is_tmz(adev)) dev_info->ids_flags |= AMDGPU_IDS_FLAGS_TMZ; if (adev->gfx.config.ta_cntl2_truncate_coord_mode) dev_info->ids_flags |= AMDGPU_IDS_FLAGS_CONFORMANT_TRUNC_COORD; vm_size = adev->vm_manager.max_pfn * AMDGPU_GPU_PAGE_SIZE; vm_size -= AMDGPU_VA_RESERVED_TOP; /* Older VCE FW versions are buggy and can handle only 40bits */ if (adev->vce.fw_version && adev->vce.fw_version < AMDGPU_VCE_FW_53_45) vm_size = min(vm_size, 1ULL << 40); dev_info->virtual_address_offset = AMDGPU_VA_RESERVED_BOTTOM; dev_info->virtual_address_max = min(vm_size, AMDGPU_GMC_HOLE_START); if (vm_size > AMDGPU_GMC_HOLE_START) { dev_info->high_va_offset = AMDGPU_GMC_HOLE_END; dev_info->high_va_max = AMDGPU_GMC_HOLE_END | vm_size; } dev_info->virtual_address_alignment = max_t(u32, PAGE_SIZE, AMDGPU_GPU_PAGE_SIZE); dev_info->pte_fragment_size = (1 << adev->vm_manager.fragment_size) * AMDGPU_GPU_PAGE_SIZE; dev_info->gart_page_size = max_t(u32, PAGE_SIZE, AMDGPU_GPU_PAGE_SIZE); dev_info->cu_active_number = adev->gfx.cu_info.number; dev_info->cu_ao_mask = adev->gfx.cu_info.ao_cu_mask; dev_info->ce_ram_size = adev->gfx.ce_ram_size; memcpy(&dev_info->cu_ao_bitmap[0], &adev->gfx.cu_info.ao_cu_bitmap[0], sizeof(adev->gfx.cu_info.ao_cu_bitmap)); memcpy(&dev_info->cu_bitmap[0], &adev->gfx.cu_info.bitmap[0], sizeof(dev_info->cu_bitmap)); dev_info->vram_type = adev->gmc.vram_type; dev_info->vram_bit_width = adev->gmc.vram_width; dev_info->vce_harvest_config = adev->vce.harvest_config; dev_info->gc_double_offchip_lds_buf = adev->gfx.config.double_offchip_lds_buf; dev_info->wave_front_size = adev->gfx.cu_info.wave_front_size; dev_info->num_shader_visible_vgprs = adev->gfx.config.max_gprs; dev_info->num_cu_per_sh = adev->gfx.config.max_cu_per_sh; dev_info->num_tcc_blocks = adev->gfx.config.max_texture_channel_caches; dev_info->gs_vgt_table_depth = adev->gfx.config.gs_vgt_table_depth; dev_info->gs_prim_buffer_depth = adev->gfx.config.gs_prim_buffer_depth; dev_info->max_gs_waves_per_vgt = adev->gfx.config.max_gs_threads; if (adev->family >= AMDGPU_FAMILY_NV) dev_info->pa_sc_tile_steering_override = adev->gfx.config.pa_sc_tile_steering_override; dev_info->tcc_disabled_mask = adev->gfx.config.tcc_disabled_mask; /* Combine the chip gen mask with the platform (CPU/mobo) mask. */ pcie_gen_mask = adev->pm.pcie_gen_mask & (adev->pm.pcie_gen_mask >> 16); dev_info->pcie_gen = fls(pcie_gen_mask); dev_info->pcie_num_lanes = adev->pm.pcie_mlw_mask & CAIL_PCIE_LINK_WIDTH_SUPPORT_X32 ? 32 : adev->pm.pcie_mlw_mask & CAIL_PCIE_LINK_WIDTH_SUPPORT_X16 ? 16 : adev->pm.pcie_mlw_mask & CAIL_PCIE_LINK_WIDTH_SUPPORT_X12 ? 12 : adev->pm.pcie_mlw_mask & CAIL_PCIE_LINK_WIDTH_SUPPORT_X8 ? 8 : adev->pm.pcie_mlw_mask & CAIL_PCIE_LINK_WIDTH_SUPPORT_X4 ? 4 : adev->pm.pcie_mlw_mask & CAIL_PCIE_LINK_WIDTH_SUPPORT_X2 ? 2 : 1; dev_info->tcp_cache_size = adev->gfx.config.gc_tcp_l1_size; dev_info->num_sqc_per_wgp = adev->gfx.config.gc_num_sqc_per_wgp; dev_info->sqc_data_cache_size = adev->gfx.config.gc_l1_data_cache_size_per_sqc; dev_info->sqc_inst_cache_size = adev->gfx.config.gc_l1_instruction_cache_size_per_sqc; dev_info->gl1c_cache_size = adev->gfx.config.gc_gl1c_size_per_instance * adev->gfx.config.gc_gl1c_per_sa; dev_info->gl2c_cache_size = adev->gfx.config.gc_gl2c_per_gpu; dev_info->mall_size = adev->gmc.mall_size; if (adev->gfx.funcs->get_gfx_shadow_info) { struct amdgpu_gfx_shadow_info shadow_info; ret = amdgpu_gfx_get_gfx_shadow_info(adev, &shadow_info); if (!ret) { dev_info->shadow_size = shadow_info.shadow_size; dev_info->shadow_alignment = shadow_info.shadow_alignment; dev_info->csa_size = shadow_info.csa_size; dev_info->csa_alignment = shadow_info.csa_alignment; } } ret = copy_to_user(out, dev_info, min((size_t)size, sizeof(*dev_info))) ? -EFAULT : 0; kfree(dev_info); return ret; } case AMDGPU_INFO_VCE_CLOCK_TABLE: { unsigned int i; struct drm_amdgpu_info_vce_clock_table vce_clk_table = {}; struct amd_vce_state *vce_state; for (i = 0; i < AMDGPU_VCE_CLOCK_TABLE_ENTRIES; i++) { vce_state = amdgpu_dpm_get_vce_clock_state(adev, i); if (vce_state) { vce_clk_table.entries[i].sclk = vce_state->sclk; vce_clk_table.entries[i].mclk = vce_state->mclk; vce_clk_table.entries[i].eclk = vce_state->evclk; vce_clk_table.num_valid_entries++; } } return copy_to_user(out, &vce_clk_table, min((size_t)size, sizeof(vce_clk_table))) ? -EFAULT : 0; } case AMDGPU_INFO_VBIOS: { uint32_t bios_size = adev->bios_size; switch (info->vbios_info.type) { case AMDGPU_INFO_VBIOS_SIZE: return copy_to_user(out, &bios_size, min((size_t)size, sizeof(bios_size))) ? -EFAULT : 0; case AMDGPU_INFO_VBIOS_IMAGE: { uint8_t *bios; uint32_t bios_offset = info->vbios_info.offset; if (bios_offset >= bios_size) return -EINVAL; bios = adev->bios + bios_offset; return copy_to_user(out, bios, min((size_t)size, (size_t)(bios_size - bios_offset))) ? -EFAULT : 0; } case AMDGPU_INFO_VBIOS_INFO: { struct drm_amdgpu_info_vbios vbios_info = {}; struct atom_context *atom_context; atom_context = adev->mode_info.atom_context; if (atom_context) { memcpy(vbios_info.name, atom_context->name, sizeof(atom_context->name)); memcpy(vbios_info.vbios_pn, atom_context->vbios_pn, sizeof(atom_context->vbios_pn)); vbios_info.version = atom_context->version; memcpy(vbios_info.vbios_ver_str, atom_context->vbios_ver_str, sizeof(atom_context->vbios_ver_str)); memcpy(vbios_info.date, atom_context->date, sizeof(atom_context->date)); } return copy_to_user(out, &vbios_info, min((size_t)size, sizeof(vbios_info))) ? -EFAULT : 0; } default: DRM_DEBUG_KMS("Invalid request %d\n", info->vbios_info.type); return -EINVAL; } } case AMDGPU_INFO_NUM_HANDLES: { struct drm_amdgpu_info_num_handles handle; switch (info->query_hw_ip.type) { case AMDGPU_HW_IP_UVD: /* Starting Polaris, we support unlimited UVD handles */ if (adev->asic_type < CHIP_POLARIS10) { handle.uvd_max_handles = adev->uvd.max_handles; handle.uvd_used_handles = amdgpu_uvd_used_handles(adev); return copy_to_user(out, &handle, min((size_t)size, sizeof(handle))) ? -EFAULT : 0; } else { return -ENODATA; } break; default: return -EINVAL; } } case AMDGPU_INFO_SENSOR: { if (!adev->pm.dpm_enabled) return -ENOENT; switch (info->sensor_info.type) { case AMDGPU_INFO_SENSOR_GFX_SCLK: /* get sclk in Mhz */ if (amdgpu_dpm_read_sensor(adev, AMDGPU_PP_SENSOR_GFX_SCLK, (void *)&ui32, &ui32_size)) { return -EINVAL; } ui32 /= 100; break; case AMDGPU_INFO_SENSOR_GFX_MCLK: /* get mclk in Mhz */ if (amdgpu_dpm_read_sensor(adev, AMDGPU_PP_SENSOR_GFX_MCLK, (void *)&ui32, &ui32_size)) { return -EINVAL; } ui32 /= 100; break; case AMDGPU_INFO_SENSOR_GPU_TEMP: /* get temperature in millidegrees C */ if (amdgpu_dpm_read_sensor(adev, AMDGPU_PP_SENSOR_GPU_TEMP, (void *)&ui32, &ui32_size)) { return -EINVAL; } break; case AMDGPU_INFO_SENSOR_GPU_LOAD: /* get GPU load */ if (amdgpu_dpm_read_sensor(adev, AMDGPU_PP_SENSOR_GPU_LOAD, (void *)&ui32, &ui32_size)) { return -EINVAL; } break; case AMDGPU_INFO_SENSOR_GPU_AVG_POWER: /* get average GPU power */ if (amdgpu_dpm_read_sensor(adev, AMDGPU_PP_SENSOR_GPU_AVG_POWER, (void *)&ui32, &ui32_size)) { /* fall back to input power for backwards compat */ if (amdgpu_dpm_read_sensor(adev, AMDGPU_PP_SENSOR_GPU_INPUT_POWER, (void *)&ui32, &ui32_size)) { return -EINVAL; } } ui32 >>= 8; break; case AMDGPU_INFO_SENSOR_GPU_INPUT_POWER: /* get input GPU power */ if (amdgpu_dpm_read_sensor(adev, AMDGPU_PP_SENSOR_GPU_INPUT_POWER, (void *)&ui32, &ui32_size)) { return -EINVAL; } ui32 >>= 8; break; case AMDGPU_INFO_SENSOR_VDDNB: /* get VDDNB in millivolts */ if (amdgpu_dpm_read_sensor(adev, AMDGPU_PP_SENSOR_VDDNB, (void *)&ui32, &ui32_size)) { return -EINVAL; } break; case AMDGPU_INFO_SENSOR_VDDGFX: /* get VDDGFX in millivolts */ if (amdgpu_dpm_read_sensor(adev, AMDGPU_PP_SENSOR_VDDGFX, (void *)&ui32, &ui32_size)) { return -EINVAL; } break; case AMDGPU_INFO_SENSOR_STABLE_PSTATE_GFX_SCLK: /* get stable pstate sclk in Mhz */ if (amdgpu_dpm_read_sensor(adev, AMDGPU_PP_SENSOR_STABLE_PSTATE_SCLK, (void *)&ui32, &ui32_size)) { return -EINVAL; } ui32 /= 100; break; case AMDGPU_INFO_SENSOR_STABLE_PSTATE_GFX_MCLK: /* get stable pstate mclk in Mhz */ if (amdgpu_dpm_read_sensor(adev, AMDGPU_PP_SENSOR_STABLE_PSTATE_MCLK, (void *)&ui32, &ui32_size)) { return -EINVAL; } ui32 /= 100; break; case AMDGPU_INFO_SENSOR_PEAK_PSTATE_GFX_SCLK: /* get peak pstate sclk in Mhz */ if (amdgpu_dpm_read_sensor(adev, AMDGPU_PP_SENSOR_PEAK_PSTATE_SCLK, (void *)&ui32, &ui32_size)) { return -EINVAL; } ui32 /= 100; break; case AMDGPU_INFO_SENSOR_PEAK_PSTATE_GFX_MCLK: /* get peak pstate mclk in Mhz */ if (amdgpu_dpm_read_sensor(adev, AMDGPU_PP_SENSOR_PEAK_PSTATE_MCLK, (void *)&ui32, &ui32_size)) { return -EINVAL; } ui32 /= 100; break; default: DRM_DEBUG_KMS("Invalid request %d\n", info->sensor_info.type); return -EINVAL; } return copy_to_user(out, &ui32, min(size, 4u)) ? -EFAULT : 0; } case AMDGPU_INFO_VRAM_LOST_COUNTER: ui32 = atomic_read(&adev->vram_lost_counter); return copy_to_user(out, &ui32, min(size, 4u)) ? -EFAULT : 0; case AMDGPU_INFO_RAS_ENABLED_FEATURES: { struct amdgpu_ras *ras = amdgpu_ras_get_context(adev); uint64_t ras_mask; if (!ras) return -EINVAL; ras_mask = (uint64_t)adev->ras_enabled << 32 | ras->features; return copy_to_user(out, &ras_mask, min_t(u64, size, sizeof(ras_mask))) ? -EFAULT : 0; } case AMDGPU_INFO_VIDEO_CAPS: { const struct amdgpu_video_codecs *codecs; struct drm_amdgpu_info_video_caps *caps; int r; if (!adev->asic_funcs->query_video_codecs) return -EINVAL; switch (info->video_cap.type) { case AMDGPU_INFO_VIDEO_CAPS_DECODE: r = amdgpu_asic_query_video_codecs(adev, false, &codecs); if (r) return -EINVAL; break; case AMDGPU_INFO_VIDEO_CAPS_ENCODE: r = amdgpu_asic_query_video_codecs(adev, true, &codecs); if (r) return -EINVAL; break; default: DRM_DEBUG_KMS("Invalid request %d\n", info->video_cap.type); return -EINVAL; } caps = kzalloc(sizeof(*caps), GFP_KERNEL); if (!caps) return -ENOMEM; for (i = 0; i < codecs->codec_count; i++) { int idx = codecs->codec_array[i].codec_type; switch (idx) { case AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG2: case AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4: case AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VC1: case AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC: case AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_HEVC: case AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_JPEG: case AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VP9: case AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_AV1: caps->codec_info[idx].valid = 1; caps->codec_info[idx].max_width = codecs->codec_array[i].max_width; caps->codec_info[idx].max_height = codecs->codec_array[i].max_height; caps->codec_info[idx].max_pixels_per_frame = codecs->codec_array[i].max_pixels_per_frame; caps->codec_info[idx].max_level = codecs->codec_array[i].max_level; break; default: break; } } r = copy_to_user(out, caps, min((size_t)size, sizeof(*caps))) ? -EFAULT : 0; kfree(caps); return r; } case AMDGPU_INFO_MAX_IBS: { uint32_t max_ibs[AMDGPU_HW_IP_NUM]; for (i = 0; i < AMDGPU_HW_IP_NUM; ++i) max_ibs[i] = amdgpu_ring_max_ibs(i); return copy_to_user(out, max_ibs, min((size_t)size, sizeof(max_ibs))) ? -EFAULT : 0; } case AMDGPU_INFO_GPUVM_FAULT: { struct amdgpu_fpriv *fpriv = filp->driver_priv; struct amdgpu_vm *vm = &fpriv->vm; struct drm_amdgpu_info_gpuvm_fault gpuvm_fault; unsigned long flags; if (!vm) return -EINVAL; memset(&gpuvm_fault, 0, sizeof(gpuvm_fault)); xa_lock_irqsave(&adev->vm_manager.pasids, flags); gpuvm_fault.addr = vm->fault_info.addr; gpuvm_fault.status = vm->fault_info.status; gpuvm_fault.vmhub = vm->fault_info.vmhub; xa_unlock_irqrestore(&adev->vm_manager.pasids, flags); return copy_to_user(out, &gpuvm_fault, min((size_t)size, sizeof(gpuvm_fault))) ? -EFAULT : 0; } default: DRM_DEBUG_KMS("Invalid request %d\n", info->query); return -EINVAL; } return 0; } /* * Outdated mess for old drm with Xorg being in charge (void function now). */ /** * amdgpu_driver_lastclose_kms - drm callback for last close * * @dev: drm dev pointer * * Switch vga_switcheroo state after last close (all asics). */ void amdgpu_driver_lastclose_kms(struct drm_device *dev) { drm_fb_helper_lastclose(dev); vga_switcheroo_process_delayed_switch(); } /** * amdgpu_driver_open_kms - drm callback for open * * @dev: drm dev pointer * @file_priv: drm file * * On device open, init vm on cayman+ (all asics). * Returns 0 on success, error on failure. */ int amdgpu_driver_open_kms(struct drm_device *dev, struct drm_file *file_priv) { struct amdgpu_device *adev = drm_to_adev(dev); struct amdgpu_fpriv *fpriv; int r, pasid; /* Ensure IB tests are run on ring */ flush_delayed_work(&adev->delayed_init_work); if (amdgpu_ras_intr_triggered()) { DRM_ERROR("RAS Intr triggered, device disabled!!"); return -EHWPOISON; } file_priv->driver_priv = NULL; r = pm_runtime_get_sync(dev->dev); if (r < 0) goto pm_put; fpriv = kzalloc(sizeof(*fpriv), GFP_KERNEL); if (unlikely(!fpriv)) { r = -ENOMEM; goto out_suspend; } pasid = amdgpu_pasid_alloc(16); if (pasid < 0) { dev_warn(adev->dev, "No more PASIDs available!"); pasid = 0; } r = amdgpu_xcp_open_device(adev, fpriv, file_priv); if (r) goto error_pasid; r = amdgpu_vm_init(adev, &fpriv->vm, fpriv->xcp_id); if (r) goto error_pasid; r = amdgpu_vm_set_pasid(adev, &fpriv->vm, pasid); if (r) goto error_vm; fpriv->prt_va = amdgpu_vm_bo_add(adev, &fpriv->vm, NULL); if (!fpriv->prt_va) { r = -ENOMEM; goto error_vm; } if (adev->gfx.mcbp) { uint64_t csa_addr = amdgpu_csa_vaddr(adev) & AMDGPU_GMC_HOLE_MASK; r = amdgpu_map_static_csa(adev, &fpriv->vm, adev->virt.csa_obj, &fpriv->csa_va, csa_addr, AMDGPU_CSA_SIZE); if (r) goto error_vm; } r = amdgpu_seq64_map(adev, &fpriv->vm, &fpriv->seq64_va); if (r) goto error_vm; mutex_init(&fpriv->bo_list_lock); idr_init_base(&fpriv->bo_list_handles, 1); amdgpu_ctx_mgr_init(&fpriv->ctx_mgr, adev); file_priv->driver_priv = fpriv; goto out_suspend; error_vm: amdgpu_vm_fini(adev, &fpriv->vm); error_pasid: if (pasid) { amdgpu_pasid_free(pasid); amdgpu_vm_set_pasid(adev, &fpriv->vm, 0); } kfree(fpriv); out_suspend: pm_runtime_mark_last_busy(dev->dev); pm_put: pm_runtime_put_autosuspend(dev->dev); return r; } /** * amdgpu_driver_postclose_kms - drm callback for post close * * @dev: drm dev pointer * @file_priv: drm file * * On device post close, tear down vm on cayman+ (all asics). */ void amdgpu_driver_postclose_kms(struct drm_device *dev, struct drm_file *file_priv) { struct amdgpu_device *adev = drm_to_adev(dev); struct amdgpu_fpriv *fpriv = file_priv->driver_priv; struct amdgpu_bo_list *list; struct amdgpu_bo *pd; u32 pasid; int handle; if (!fpriv) return; pm_runtime_get_sync(dev->dev); if (amdgpu_device_ip_get_ip_block(adev, AMD_IP_BLOCK_TYPE_UVD) != NULL) amdgpu_uvd_free_handles(adev, file_priv); if (amdgpu_device_ip_get_ip_block(adev, AMD_IP_BLOCK_TYPE_VCE) != NULL) amdgpu_vce_free_handles(adev, file_priv); if (fpriv->csa_va) { uint64_t csa_addr = amdgpu_csa_vaddr(adev) & AMDGPU_GMC_HOLE_MASK; WARN_ON(amdgpu_unmap_static_csa(adev, &fpriv->vm, adev->virt.csa_obj, fpriv->csa_va, csa_addr)); fpriv->csa_va = NULL; } amdgpu_seq64_unmap(adev, fpriv); pasid = fpriv->vm.pasid; pd = amdgpu_bo_ref(fpriv->vm.root.bo); if (!WARN_ON(amdgpu_bo_reserve(pd, true))) { amdgpu_vm_bo_del(adev, fpriv->prt_va); amdgpu_bo_unreserve(pd); } amdgpu_ctx_mgr_fini(&fpriv->ctx_mgr); amdgpu_vm_fini(adev, &fpriv->vm); if (pasid) amdgpu_pasid_free_delayed(pd->tbo.base.resv, pasid); amdgpu_bo_unref(&pd); idr_for_each_entry(&fpriv->bo_list_handles, list, handle) amdgpu_bo_list_put(list); idr_destroy(&fpriv->bo_list_handles); mutex_destroy(&fpriv->bo_list_lock); kfree(fpriv); file_priv->driver_priv = NULL; pm_runtime_mark_last_busy(dev->dev); pm_runtime_put_autosuspend(dev->dev); } void amdgpu_driver_release_kms(struct drm_device *dev) { struct amdgpu_device *adev = drm_to_adev(dev); amdgpu_device_fini_sw(adev); pci_set_drvdata(adev->pdev, NULL); } /* * VBlank related functions. */ /** * amdgpu_get_vblank_counter_kms - get frame count * * @crtc: crtc to get the frame count from * * Gets the frame count on the requested crtc (all asics). * Returns frame count on success, -EINVAL on failure. */ u32 amdgpu_get_vblank_counter_kms(struct drm_crtc *crtc) { struct drm_device *dev = crtc->dev; unsigned int pipe = crtc->index; struct amdgpu_device *adev = drm_to_adev(dev); int vpos, hpos, stat; u32 count; if (pipe >= adev->mode_info.num_crtc) { DRM_ERROR("Invalid crtc %u\n", pipe); return -EINVAL; } /* The hw increments its frame counter at start of vsync, not at start * of vblank, as is required by DRM core vblank counter handling. * Cook the hw count here to make it appear to the caller as if it * incremented at start of vblank. We measure distance to start of * vblank in vpos. vpos therefore will be >= 0 between start of vblank * and start of vsync, so vpos >= 0 means to bump the hw frame counter * result by 1 to give the proper appearance to caller. */ if (adev->mode_info.crtcs[pipe]) { /* Repeat readout if needed to provide stable result if * we cross start of vsync during the queries. */ do { count = amdgpu_display_vblank_get_counter(adev, pipe); /* Ask amdgpu_display_get_crtc_scanoutpos to return * vpos as distance to start of vblank, instead of * regular vertical scanout pos. */ stat = amdgpu_display_get_crtc_scanoutpos( dev, pipe, GET_DISTANCE_TO_VBLANKSTART, &vpos, &hpos, NULL, NULL, &adev->mode_info.crtcs[pipe]->base.hwmode); } while (count != amdgpu_display_vblank_get_counter(adev, pipe)); if (((stat & (DRM_SCANOUTPOS_VALID | DRM_SCANOUTPOS_ACCURATE)) != (DRM_SCANOUTPOS_VALID | DRM_SCANOUTPOS_ACCURATE))) { DRM_DEBUG_VBL("Query failed! stat %d\n", stat); } else { DRM_DEBUG_VBL("crtc %d: dist from vblank start %d\n", pipe, vpos); /* Bump counter if we are at >= leading edge of vblank, * but before vsync where vpos would turn negative and * the hw counter really increments. */ if (vpos >= 0) count++; } } else { /* Fallback to use value as is. */ count = amdgpu_display_vblank_get_counter(adev, pipe); DRM_DEBUG_VBL("NULL mode info! Returned count may be wrong.\n"); } return count; } /** * amdgpu_enable_vblank_kms - enable vblank interrupt * * @crtc: crtc to enable vblank interrupt for * * Enable the interrupt on the requested crtc (all asics). * Returns 0 on success, -EINVAL on failure. */ int amdgpu_enable_vblank_kms(struct drm_crtc *crtc) { struct drm_device *dev = crtc->dev; unsigned int pipe = crtc->index; struct amdgpu_device *adev = drm_to_adev(dev); int idx = amdgpu_display_crtc_idx_to_irq_type(adev, pipe); return amdgpu_irq_get(adev, &adev->crtc_irq, idx); } /** * amdgpu_disable_vblank_kms - disable vblank interrupt * * @crtc: crtc to disable vblank interrupt for * * Disable the interrupt on the requested crtc (all asics). */ void amdgpu_disable_vblank_kms(struct drm_crtc *crtc) { struct drm_device *dev = crtc->dev; unsigned int pipe = crtc->index; struct amdgpu_device *adev = drm_to_adev(dev); int idx = amdgpu_display_crtc_idx_to_irq_type(adev, pipe); amdgpu_irq_put(adev, &adev->crtc_irq, idx); } /* * Debugfs info */ #if defined(CONFIG_DEBUG_FS) static int amdgpu_debugfs_firmware_info_show(struct seq_file *m, void *unused) { struct amdgpu_device *adev = m->private; struct drm_amdgpu_info_firmware fw_info; struct drm_amdgpu_query_fw query_fw; struct atom_context *ctx = adev->mode_info.atom_context; uint8_t smu_program, smu_major, smu_minor, smu_debug; int ret, i; static const char *ta_fw_name[TA_FW_TYPE_MAX_INDEX] = { #define TA_FW_NAME(type)[TA_FW_TYPE_PSP_##type] = #type TA_FW_NAME(XGMI), TA_FW_NAME(RAS), TA_FW_NAME(HDCP), TA_FW_NAME(DTM), TA_FW_NAME(RAP), TA_FW_NAME(SECUREDISPLAY), #undef TA_FW_NAME }; /* VCE */ query_fw.fw_type = AMDGPU_INFO_FW_VCE; ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); if (ret) return ret; seq_printf(m, "VCE feature version: %u, firmware version: 0x%08x\n", fw_info.feature, fw_info.ver); /* UVD */ query_fw.fw_type = AMDGPU_INFO_FW_UVD; ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); if (ret) return ret; seq_printf(m, "UVD feature version: %u, firmware version: 0x%08x\n", fw_info.feature, fw_info.ver); /* GMC */ query_fw.fw_type = AMDGPU_INFO_FW_GMC; ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); if (ret) return ret; seq_printf(m, "MC feature version: %u, firmware version: 0x%08x\n", fw_info.feature, fw_info.ver); /* ME */ query_fw.fw_type = AMDGPU_INFO_FW_GFX_ME; ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); if (ret) return ret; seq_printf(m, "ME feature version: %u, firmware version: 0x%08x\n", fw_info.feature, fw_info.ver); /* PFP */ query_fw.fw_type = AMDGPU_INFO_FW_GFX_PFP; ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); if (ret) return ret; seq_printf(m, "PFP feature version: %u, firmware version: 0x%08x\n", fw_info.feature, fw_info.ver); /* CE */ query_fw.fw_type = AMDGPU_INFO_FW_GFX_CE; ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); if (ret) return ret; seq_printf(m, "CE feature version: %u, firmware version: 0x%08x\n", fw_info.feature, fw_info.ver); /* RLC */ query_fw.fw_type = AMDGPU_INFO_FW_GFX_RLC; ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); if (ret) return ret; seq_printf(m, "RLC feature version: %u, firmware version: 0x%08x\n", fw_info.feature, fw_info.ver); /* RLC SAVE RESTORE LIST CNTL */ query_fw.fw_type = AMDGPU_INFO_FW_GFX_RLC_RESTORE_LIST_CNTL; ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); if (ret) return ret; seq_printf(m, "RLC SRLC feature version: %u, firmware version: 0x%08x\n", fw_info.feature, fw_info.ver); /* RLC SAVE RESTORE LIST GPM MEM */ query_fw.fw_type = AMDGPU_INFO_FW_GFX_RLC_RESTORE_LIST_GPM_MEM; ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); if (ret) return ret; seq_printf(m, "RLC SRLG feature version: %u, firmware version: 0x%08x\n", fw_info.feature, fw_info.ver); /* RLC SAVE RESTORE LIST SRM MEM */ query_fw.fw_type = AMDGPU_INFO_FW_GFX_RLC_RESTORE_LIST_SRM_MEM; ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); if (ret) return ret; seq_printf(m, "RLC SRLS feature version: %u, firmware version: 0x%08x\n", fw_info.feature, fw_info.ver); /* RLCP */ query_fw.fw_type = AMDGPU_INFO_FW_GFX_RLCP; ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); if (ret) return ret; seq_printf(m, "RLCP feature version: %u, firmware version: 0x%08x\n", fw_info.feature, fw_info.ver); /* RLCV */ query_fw.fw_type = AMDGPU_INFO_FW_GFX_RLCV; ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); if (ret) return ret; seq_printf(m, "RLCV feature version: %u, firmware version: 0x%08x\n", fw_info.feature, fw_info.ver); /* MEC */ query_fw.fw_type = AMDGPU_INFO_FW_GFX_MEC; query_fw.index = 0; ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); if (ret) return ret; seq_printf(m, "MEC feature version: %u, firmware version: 0x%08x\n", fw_info.feature, fw_info.ver); /* MEC2 */ if (adev->gfx.mec2_fw) { query_fw.index = 1; ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); if (ret) return ret; seq_printf(m, "MEC2 feature version: %u, firmware version: 0x%08x\n", fw_info.feature, fw_info.ver); } /* IMU */ query_fw.fw_type = AMDGPU_INFO_FW_IMU; query_fw.index = 0; ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); if (ret) return ret; seq_printf(m, "IMU feature version: %u, firmware version: 0x%08x\n", fw_info.feature, fw_info.ver); /* PSP SOS */ query_fw.fw_type = AMDGPU_INFO_FW_SOS; ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); if (ret) return ret; seq_printf(m, "SOS feature version: %u, firmware version: 0x%08x\n", fw_info.feature, fw_info.ver); /* PSP ASD */ query_fw.fw_type = AMDGPU_INFO_FW_ASD; ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); if (ret) return ret; seq_printf(m, "ASD feature version: %u, firmware version: 0x%08x\n", fw_info.feature, fw_info.ver); query_fw.fw_type = AMDGPU_INFO_FW_TA; for (i = TA_FW_TYPE_PSP_XGMI; i < TA_FW_TYPE_MAX_INDEX; i++) { query_fw.index = i; ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); if (ret) continue; seq_printf(m, "TA %s feature version: 0x%08x, firmware version: 0x%08x\n", ta_fw_name[i], fw_info.feature, fw_info.ver); } /* SMC */ query_fw.fw_type = AMDGPU_INFO_FW_SMC; ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); if (ret) return ret; smu_program = (fw_info.ver >> 24) & 0xff; smu_major = (fw_info.ver >> 16) & 0xff; smu_minor = (fw_info.ver >> 8) & 0xff; smu_debug = (fw_info.ver >> 0) & 0xff; seq_printf(m, "SMC feature version: %u, program: %d, firmware version: 0x%08x (%d.%d.%d)\n", fw_info.feature, smu_program, fw_info.ver, smu_major, smu_minor, smu_debug); /* SDMA */ query_fw.fw_type = AMDGPU_INFO_FW_SDMA; for (i = 0; i < adev->sdma.num_instances; i++) { query_fw.index = i; ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); if (ret) return ret; seq_printf(m, "SDMA%d feature version: %u, firmware version: 0x%08x\n", i, fw_info.feature, fw_info.ver); } /* VCN */ query_fw.fw_type = AMDGPU_INFO_FW_VCN; ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); if (ret) return ret; seq_printf(m, "VCN feature version: %u, firmware version: 0x%08x\n", fw_info.feature, fw_info.ver); /* DMCU */ query_fw.fw_type = AMDGPU_INFO_FW_DMCU; ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); if (ret) return ret; seq_printf(m, "DMCU feature version: %u, firmware version: 0x%08x\n", fw_info.feature, fw_info.ver); /* DMCUB */ query_fw.fw_type = AMDGPU_INFO_FW_DMCUB; ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); if (ret) return ret; seq_printf(m, "DMCUB feature version: %u, firmware version: 0x%08x\n", fw_info.feature, fw_info.ver); /* TOC */ query_fw.fw_type = AMDGPU_INFO_FW_TOC; ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); if (ret) return ret; seq_printf(m, "TOC feature version: %u, firmware version: 0x%08x\n", fw_info.feature, fw_info.ver); /* CAP */ if (adev->psp.cap_fw) { query_fw.fw_type = AMDGPU_INFO_FW_CAP; ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); if (ret) return ret; seq_printf(m, "CAP feature version: %u, firmware version: 0x%08x\n", fw_info.feature, fw_info.ver); } /* MES_KIQ */ query_fw.fw_type = AMDGPU_INFO_FW_MES_KIQ; ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); if (ret) return ret; seq_printf(m, "MES_KIQ feature version: %u, firmware version: 0x%08x\n", fw_info.feature, fw_info.ver); /* MES */ query_fw.fw_type = AMDGPU_INFO_FW_MES; ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); if (ret) return ret; seq_printf(m, "MES feature version: %u, firmware version: 0x%08x\n", fw_info.feature, fw_info.ver); /* VPE */ query_fw.fw_type = AMDGPU_INFO_FW_VPE; ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); if (ret) return ret; seq_printf(m, "VPE feature version: %u, firmware version: 0x%08x\n", fw_info.feature, fw_info.ver); seq_printf(m, "VBIOS version: %s\n", ctx->vbios_pn); return 0; } DEFINE_SHOW_ATTRIBUTE(amdgpu_debugfs_firmware_info); #endif void amdgpu_debugfs_firmware_init(struct amdgpu_device *adev) { #if defined(CONFIG_DEBUG_FS) struct drm_minor *minor = adev_to_drm(adev)->primary; struct dentry *root = minor->debugfs_root; debugfs_create_file("amdgpu_firmware_info", 0444, root, adev, &amdgpu_debugfs_firmware_info_fops); #endif }
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with Cregit http://github.com/cregit/cregit
Version 2.0-RC1