| Author | Tokens | Token Proportion | Commits | Commit Proportion |
|---|---|---|---|---|
| Harry Wentland | 1097 | 47.90% | 2 | 3.70% |
| Dmytro Laktyushkin | 654 | 28.56% | 16 | 29.63% |
| Aurabindo Pillai | 323 | 14.10% | 2 | 3.70% |
| Nicholas Kazlauskas | 90 | 3.93% | 2 | 3.70% |
| Charlene Liu | 23 | 1.00% | 3 | 5.56% |
| Alvin lee | 17 | 0.74% | 5 | 9.26% |
| Josip Pavic | 10 | 0.44% | 1 | 1.85% |
| Ilya Bakoulin | 9 | 0.39% | 1 | 1.85% |
| Gabe Teeger | 8 | 0.35% | 3 | 5.56% |
| Eric Bernstein | 6 | 0.26% | 3 | 5.56% |
| George Shen | 5 | 0.22% | 1 | 1.85% |
| rodrigosiqueira | 5 | 0.22% | 1 | 1.85% |
| Samson Tam | 4 | 0.17% | 1 | 1.85% |
| Duncan Ma | 4 | 0.17% | 1 | 1.85% |
| Yongqiang Sun | 4 | 0.17% | 1 | 1.85% |
| Muhammad Ansari | 4 | 0.17% | 1 | 1.85% |
| Wesley Chalmers | 3 | 0.13% | 1 | 1.85% |
| David Galiffi | 3 | 0.13% | 1 | 1.85% |
| Austin Zheng | 3 | 0.13% | 1 | 1.85% |
| Jun Lei | 3 | 0.13% | 1 | 1.85% |
| Bhawanpreet Lakha | 3 | 0.13% | 1 | 1.85% |
| Eric Yang | 3 | 0.13% | 1 | 1.85% |
| Joshua Aberback | 3 | 0.13% | 1 | 1.85% |
| Dillon Varone | 3 | 0.13% | 1 | 1.85% |
| Sung Lee | 2 | 0.09% | 1 | 1.85% |
| Nikola Cornij | 1 | 0.04% | 1 | 1.85% |
| Total | 2290 | 54 |
/* * Copyright 2017 Advanced Micro Devices, Inc. * * Permission is hereby granted, free of charge, to any person obtaining a * copy of this software and associated documentation files (the "Software"), * to deal in the Software without restriction, including without limitation * the rights to use, copy, modify, merge, publish, distribute, sublicense, * and/or sell copies of the Software, and to permit persons to whom the * Software is furnished to do so, subject to the following conditions: * * The above copyright notice and this permission notice shall be included in * all copies or substantial portions of the Software. * * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR * OTHER DEALINGS IN THE SOFTWARE. * * Authors: AMD * */ #include "dc_features.h" #include "display_mode_enums.h" /** * DOC: overview * * Most of the DML code is automatically generated and tested via hardware * description language. Usually, we use the reference _vcs_dpi in the code * where VCS means "Verilog Compiled Simulator" and DPI stands for "Direct * Programmer Interface". In other words, those structs can be used to * interface with Verilog with other languages such as C. */ #ifndef __DISPLAY_MODE_STRUCTS_H__ #define __DISPLAY_MODE_STRUCTS_H__ typedef struct _vcs_dpi_voltage_scaling_st voltage_scaling_st; typedef struct _vcs_dpi_soc_bounding_box_st soc_bounding_box_st; typedef struct _vcs_dpi_ip_params_st ip_params_st; typedef struct _vcs_dpi_display_pipe_source_params_st display_pipe_source_params_st; typedef struct _vcs_dpi_display_output_params_st display_output_params_st; typedef struct _vcs_dpi_scaler_ratio_depth_st scaler_ratio_depth_st; typedef struct _vcs_dpi_scaler_taps_st scaler_taps_st; typedef struct _vcs_dpi_display_pipe_dest_params_st display_pipe_dest_params_st; typedef struct _vcs_dpi_display_pipe_params_st display_pipe_params_st; typedef struct _vcs_dpi_display_clocks_and_cfg_st display_clocks_and_cfg_st; typedef struct _vcs_dpi_display_e2e_pipe_params_st display_e2e_pipe_params_st; typedef struct _vcs_dpi_display_data_rq_misc_params_st display_data_rq_misc_params_st; typedef struct _vcs_dpi_display_data_rq_sizing_params_st display_data_rq_sizing_params_st; typedef struct _vcs_dpi_display_data_rq_dlg_params_st display_data_rq_dlg_params_st; typedef struct _vcs_dpi_display_rq_dlg_params_st display_rq_dlg_params_st; typedef struct _vcs_dpi_display_rq_sizing_params_st display_rq_sizing_params_st; typedef struct _vcs_dpi_display_rq_misc_params_st display_rq_misc_params_st; typedef struct _vcs_dpi_display_rq_params_st display_rq_params_st; typedef struct _vcs_dpi_display_dlg_regs_st display_dlg_regs_st; typedef struct _vcs_dpi_display_ttu_regs_st display_ttu_regs_st; typedef struct _vcs_dpi_display_data_rq_regs_st display_data_rq_regs_st; typedef struct _vcs_dpi_display_rq_regs_st display_rq_regs_st; typedef struct _vcs_dpi_display_dlg_sys_params_st display_dlg_sys_params_st; typedef struct _vcs_dpi_display_arb_params_st display_arb_params_st; typedef struct { double UrgentWatermark; double WritebackUrgentWatermark; double DRAMClockChangeWatermark; double FCLKChangeWatermark; double WritebackDRAMClockChangeWatermark; double WritebackFCLKChangeWatermark; double StutterExitWatermark; double StutterEnterPlusExitWatermark; double Z8StutterExitWatermark; double Z8StutterEnterPlusExitWatermark; double USRRetrainingWatermark; } Watermarks; typedef struct { double UrgentLatency; double ExtraLatency; double WritebackLatency; double DRAMClockChangeLatency; double FCLKChangeLatency; double SRExitTime; double SREnterPlusExitTime; double SRExitZ8Time; double SREnterPlusExitZ8Time; double USRRetrainingLatencyPlusSMNLatency; } Latencies; typedef struct { double Dppclk; double Dispclk; double PixelClock; double DCFClkDeepSleep; unsigned int DPPPerSurface; bool ScalerEnabled; enum dm_rotation_angle SourceRotation; unsigned int ViewportHeight; unsigned int ViewportHeightChroma; unsigned int BlockWidth256BytesY; unsigned int BlockHeight256BytesY; unsigned int BlockWidth256BytesC; unsigned int BlockHeight256BytesC; unsigned int BlockWidthY; unsigned int BlockHeightY; unsigned int BlockWidthC; unsigned int BlockHeightC; unsigned int InterlaceEnable; unsigned int NumberOfCursors; unsigned int VBlank; unsigned int HTotal; unsigned int HActive; bool DCCEnable; enum odm_combine_mode ODMMode; enum source_format_class SourcePixelFormat; enum dm_swizzle_mode SurfaceTiling; unsigned int BytePerPixelY; unsigned int BytePerPixelC; bool ProgressiveToInterlaceUnitInOPP; double VRatio; double VRatioChroma; unsigned int VTaps; unsigned int VTapsChroma; unsigned int PitchY; unsigned int DCCMetaPitchY; unsigned int PitchC; unsigned int DCCMetaPitchC; bool ViewportStationary; unsigned int ViewportXStart; unsigned int ViewportYStart; unsigned int ViewportXStartC; unsigned int ViewportYStartC; bool FORCE_ONE_ROW_FOR_FRAME; unsigned int SwathHeightY; unsigned int SwathHeightC; } DmlPipe; typedef struct { double UrgentLatency; double ExtraLatency; double WritebackLatency; double DRAMClockChangeLatency; double FCLKChangeLatency; double SRExitTime; double SREnterPlusExitTime; double SRExitZ8Time; double SREnterPlusExitZ8Time; double USRRetrainingLatency; double SMNLatency; } SOCParametersList; struct _vcs_dpi_voltage_scaling_st { int state; double dscclk_mhz; double dcfclk_mhz; double socclk_mhz; double phyclk_d18_mhz; double phyclk_d32_mhz; double dram_speed_mts; double fabricclk_mhz; double dispclk_mhz; double dram_bw_per_chan_gbps; double phyclk_mhz; double dppclk_mhz; double dtbclk_mhz; float net_bw_in_kbytes_sec; }; /** * _vcs_dpi_soc_bounding_box_st: SOC definitions * * This struct maintains the SOC Bounding Box information for the ASIC; it * defines things such as clock, voltage, performance, etc. Usually, we load * these values from VBIOS; if something goes wrong, we use some hard-coded * values, which will enable the ASIC to light up with limitations. */ struct _vcs_dpi_soc_bounding_box_st { struct _vcs_dpi_voltage_scaling_st clock_limits[DC__VOLTAGE_STATES]; /** * @num_states: It represents the total of Display Power Management * (DPM) supported by the specific ASIC. */ unsigned int num_states; double sr_exit_time_us; double sr_enter_plus_exit_time_us; double sr_exit_z8_time_us; double sr_enter_plus_exit_z8_time_us; double urgent_latency_us; double urgent_latency_pixel_data_only_us; double urgent_latency_pixel_mixed_with_vm_data_us; double urgent_latency_vm_data_only_us; double usr_retraining_latency_us; double smn_latency_us; double fclk_change_latency_us; double mall_allocated_for_dcn_mbytes; double pct_ideal_fabric_bw_after_urgent; double pct_ideal_dram_bw_after_urgent_strobe; double max_avg_fabric_bw_use_normal_percent; double max_avg_dram_bw_use_normal_strobe_percent; enum dm_prefetch_modes allow_for_pstate_or_stutter_in_vblank_final; bool dram_clock_change_requirement_final; double writeback_latency_us; double ideal_dram_bw_after_urgent_percent; double pct_ideal_dram_sdp_bw_after_urgent_pixel_only; // PercentOfIdealDRAMFabricAndSDPPortBWReceivedAfterUrgLatencyPixelDataOnly double pct_ideal_dram_sdp_bw_after_urgent_pixel_and_vm; double pct_ideal_dram_sdp_bw_after_urgent_vm_only; double pct_ideal_sdp_bw_after_urgent; double max_avg_sdp_bw_use_normal_percent; double max_avg_dram_bw_use_normal_percent; unsigned int max_request_size_bytes; double downspread_percent; double dram_page_open_time_ns; double dram_rw_turnaround_time_ns; double dram_return_buffer_per_channel_bytes; double dram_channel_width_bytes; double fabric_datapath_to_dcn_data_return_bytes; double dcn_downspread_percent; double dispclk_dppclk_vco_speed_mhz; double dfs_vco_period_ps; unsigned int urgent_out_of_order_return_per_channel_pixel_only_bytes; unsigned int urgent_out_of_order_return_per_channel_pixel_and_vm_bytes; unsigned int urgent_out_of_order_return_per_channel_vm_only_bytes; unsigned int round_trip_ping_latency_dcfclk_cycles; unsigned int urgent_out_of_order_return_per_channel_bytes; unsigned int channel_interleave_bytes; unsigned int num_banks; unsigned int num_chans; unsigned int vmm_page_size_bytes; unsigned int hostvm_min_page_size_bytes; unsigned int gpuvm_min_page_size_bytes; double dram_clock_change_latency_us; double dummy_pstate_latency_us; double writeback_dram_clock_change_latency_us; unsigned int return_bus_width_bytes; unsigned int voltage_override; double xfc_bus_transport_time_us; double xfc_xbuf_latency_tolerance_us; int use_urgent_burst_bw; double min_dcfclk; bool do_urgent_latency_adjustment; double urgent_latency_adjustment_fabric_clock_component_us; double urgent_latency_adjustment_fabric_clock_reference_mhz; bool disable_dram_clock_change_vactive_support; bool allow_dram_clock_one_display_vactive; enum self_refresh_affinity allow_dram_self_refresh_or_dram_clock_change_in_vblank; double max_vratio_pre; }; /** * @_vcs_dpi_ip_params_st: IP configuraion for DCN blocks * * In this struct you can find the DCN configuration associated to the specific * ASIC. For example, here we can save how many DPPs the ASIC is using and it * is available. * */ struct _vcs_dpi_ip_params_st { bool use_min_dcfclk; bool clamp_min_dcfclk; bool gpuvm_enable; bool hostvm_enable; bool dsc422_native_support; unsigned int gpuvm_max_page_table_levels; unsigned int hostvm_max_page_table_levels; unsigned int hostvm_cached_page_table_levels; unsigned int pte_group_size_bytes; unsigned int max_inter_dcn_tile_repeaters; unsigned int num_dsc; unsigned int odm_capable; unsigned int rob_buffer_size_kbytes; unsigned int det_buffer_size_kbytes; unsigned int min_comp_buffer_size_kbytes; unsigned int dpte_buffer_size_in_pte_reqs_luma; unsigned int dpte_buffer_size_in_pte_reqs_chroma; unsigned int pde_proc_buffer_size_64k_reqs; unsigned int dpp_output_buffer_pixels; unsigned int opp_output_buffer_lines; unsigned int pixel_chunk_size_kbytes; unsigned int alpha_pixel_chunk_size_kbytes; unsigned int min_pixel_chunk_size_bytes; unsigned int dcc_meta_buffer_size_bytes; unsigned char pte_enable; unsigned int pte_chunk_size_kbytes; unsigned int meta_chunk_size_kbytes; unsigned int min_meta_chunk_size_bytes; unsigned int writeback_chunk_size_kbytes; unsigned int line_buffer_size_bits; unsigned int max_line_buffer_lines; unsigned int writeback_luma_buffer_size_kbytes; unsigned int writeback_chroma_buffer_size_kbytes; unsigned int writeback_chroma_line_buffer_width_pixels; unsigned int writeback_interface_buffer_size_kbytes; unsigned int writeback_line_buffer_buffer_size; unsigned int writeback_10bpc420_supported; double writeback_max_hscl_ratio; double writeback_max_vscl_ratio; double writeback_min_hscl_ratio; double writeback_min_vscl_ratio; unsigned int maximum_dsc_bits_per_component; unsigned int maximum_pixels_per_line_per_dsc_unit; unsigned int writeback_max_hscl_taps; unsigned int writeback_max_vscl_taps; unsigned int writeback_line_buffer_luma_buffer_size; unsigned int writeback_line_buffer_chroma_buffer_size; unsigned int max_page_table_levels; /** * @max_num_dpp: Maximum number of DPP supported in the target ASIC. */ unsigned int max_num_dpp; unsigned int max_num_otg; unsigned int cursor_chunk_size; unsigned int cursor_buffer_size; unsigned int max_num_wb; unsigned int max_dchub_pscl_bw_pix_per_clk; unsigned int max_pscl_lb_bw_pix_per_clk; unsigned int max_lb_vscl_bw_pix_per_clk; unsigned int max_vscl_hscl_bw_pix_per_clk; double max_hscl_ratio; double max_vscl_ratio; unsigned int hscl_mults; unsigned int vscl_mults; unsigned int max_hscl_taps; unsigned int max_vscl_taps; unsigned int xfc_supported; unsigned int ptoi_supported; unsigned int gfx7_compat_tiling_supported; bool odm_combine_4to1_supported; bool dynamic_metadata_vm_enabled; unsigned int max_num_hdmi_frl_outputs; unsigned int xfc_fill_constant_bytes; double dispclk_ramp_margin_percent; double xfc_fill_bw_overhead_percent; double underscan_factor; unsigned int min_vblank_lines; unsigned int dppclk_delay_subtotal; unsigned int dispclk_delay_subtotal; double dcfclk_cstate_latency; unsigned int dppclk_delay_scl; unsigned int dppclk_delay_scl_lb_only; unsigned int dppclk_delay_cnvc_formatter; unsigned int dppclk_delay_cnvc_cursor; unsigned int is_line_buffer_bpp_fixed; unsigned int line_buffer_fixed_bpp; unsigned int dcc_supported; unsigned int config_return_buffer_size_in_kbytes; unsigned int compressed_buffer_segment_size_in_kbytes; unsigned int meta_fifo_size_in_kentries; unsigned int zero_size_buffer_entries; unsigned int compbuf_reserved_space_64b; unsigned int compbuf_reserved_space_zs; unsigned int IsLineBufferBppFixed; unsigned int LineBufferFixedBpp; unsigned int can_vstartup_lines_exceed_vsync_plus_back_porch_lines_minus_one; unsigned int bug_forcing_LC_req_same_size_fixed; unsigned int number_of_cursors; unsigned int max_num_dp2p0_outputs; unsigned int max_num_dp2p0_streams; unsigned int VBlankNomDefaultUS; /* DM workarounds */ double dsc_delay_factor_wa; // TODO: Remove after implementing root cause fix double min_prefetch_in_strobe_us; }; struct _vcs_dpi_display_xfc_params_st { double xfc_tslv_vready_offset_us; double xfc_tslv_vupdate_width_us; double xfc_tslv_vupdate_offset_us; int xfc_slv_chunk_size_bytes; }; struct _vcs_dpi_display_pipe_source_params_st { int source_format; double dcc_fraction_of_zs_req_luma; double dcc_fraction_of_zs_req_chroma; unsigned char dcc; unsigned int dcc_rate; unsigned int dcc_rate_chroma; unsigned char dcc_use_global; unsigned char vm; bool unbounded_req_mode; bool gpuvm; // gpuvm enabled bool hostvm; // hostvm enabled bool gpuvm_levels_force_en; unsigned int gpuvm_levels_force; bool hostvm_levels_force_en; unsigned int hostvm_levels_force; int source_scan; int source_rotation; // new in dml32 unsigned int det_size_override; // use to populate DETSizeOverride in vba struct int sw_mode; int macro_tile_size; unsigned int surface_width_y; unsigned int surface_height_y; unsigned int surface_width_c; unsigned int surface_height_c; unsigned int viewport_width; unsigned int viewport_height; unsigned int viewport_y_y; unsigned int viewport_y_c; unsigned int viewport_width_c; unsigned int viewport_height_c; unsigned int viewport_width_max; unsigned int viewport_height_max; unsigned int viewport_x_y; unsigned int viewport_x_c; bool viewport_stationary; unsigned int dcc_rate_luma; unsigned int gpuvm_min_page_size_kbytes; unsigned int use_mall_for_pstate_change; unsigned int use_mall_for_static_screen; bool force_one_row_for_frame; bool pte_buffer_mode; unsigned int data_pitch; unsigned int data_pitch_c; unsigned int meta_pitch; unsigned int meta_pitch_c; unsigned int cur0_src_width; int cur0_bpp; unsigned int cur1_src_width; int cur1_bpp; int num_cursors; unsigned char is_hsplit; unsigned char dynamic_metadata_enable; unsigned int dynamic_metadata_lines_before_active; unsigned int dynamic_metadata_xmit_bytes; unsigned int hsplit_grp; unsigned char xfc_enable; unsigned char xfc_slave; unsigned char immediate_flip; struct _vcs_dpi_display_xfc_params_st xfc_params; //for vstartuplines calculation freesync unsigned char v_total_min; unsigned char v_total_max; }; struct writeback_st { int wb_src_height; int wb_src_width; int wb_dst_width; int wb_dst_height; int wb_pixel_format; int wb_htaps_luma; int wb_vtaps_luma; int wb_htaps_chroma; int wb_vtaps_chroma; unsigned int wb_htaps; unsigned int wb_vtaps; double wb_hratio; double wb_vratio; }; struct display_audio_params_st { unsigned int audio_sample_rate_khz; int audio_sample_layout; }; struct _vcs_dpi_display_output_params_st { int dp_lanes; double output_bpp; unsigned int dsc_input_bpc; int dsc_enable; int wb_enable; int num_active_wb; int output_type; int is_virtual; int output_format; int dsc_slices; int max_audio_sample_rate; struct writeback_st wb; struct display_audio_params_st audio; unsigned int output_bpc; int dp_rate; unsigned int dp_multistream_id; bool dp_multistream_en; }; struct _vcs_dpi_scaler_ratio_depth_st { double hscl_ratio; double vscl_ratio; double hscl_ratio_c; double vscl_ratio_c; double vinit; double vinit_c; double vinit_bot; double vinit_bot_c; int lb_depth; int scl_enable; }; struct _vcs_dpi_scaler_taps_st { unsigned int htaps; unsigned int vtaps; unsigned int htaps_c; unsigned int vtaps_c; }; struct _vcs_dpi_display_pipe_dest_params_st { unsigned int recout_width; unsigned int recout_height; unsigned int full_recout_width; unsigned int full_recout_height; unsigned int hblank_start; unsigned int hblank_end; unsigned int vblank_start; unsigned int vblank_end; unsigned int htotal; unsigned int vtotal; unsigned int vfront_porch; unsigned int vblank_nom; unsigned int vactive; unsigned int hactive; unsigned int vstartup_start; unsigned int vupdate_offset; unsigned int vupdate_width; unsigned int vready_offset; unsigned char interlaced; double pixel_rate_mhz; unsigned char synchronized_vblank_all_planes; unsigned char otg_inst; unsigned int odm_combine; unsigned char use_maximum_vstartup; unsigned int vtotal_max; unsigned int vtotal_min; unsigned int refresh_rate; bool synchronize_timings; unsigned int odm_combine_policy; bool drr_display; }; struct _vcs_dpi_display_pipe_params_st { display_pipe_source_params_st src; display_pipe_dest_params_st dest; scaler_ratio_depth_st scale_ratio_depth; scaler_taps_st scale_taps; }; struct _vcs_dpi_display_clocks_and_cfg_st { int voltage; double dppclk_mhz; double refclk_mhz; double dispclk_mhz; double dcfclk_mhz; double socclk_mhz; }; struct _vcs_dpi_display_e2e_pipe_params_st { display_pipe_params_st pipe; display_output_params_st dout; display_clocks_and_cfg_st clks_cfg; }; struct _vcs_dpi_display_data_rq_misc_params_st { unsigned int full_swath_bytes; unsigned int stored_swath_bytes; unsigned int blk256_height; unsigned int blk256_width; unsigned int req_height; unsigned int req_width; }; struct _vcs_dpi_display_data_rq_sizing_params_st { unsigned int chunk_bytes; unsigned int min_chunk_bytes; unsigned int meta_chunk_bytes; unsigned int min_meta_chunk_bytes; unsigned int mpte_group_bytes; unsigned int dpte_group_bytes; }; struct _vcs_dpi_display_data_rq_dlg_params_st { unsigned int swath_width_ub; unsigned int swath_height; unsigned int req_per_swath_ub; unsigned int meta_pte_bytes_per_frame_ub; unsigned int dpte_req_per_row_ub; unsigned int dpte_groups_per_row_ub; unsigned int dpte_row_height; unsigned int dpte_bytes_per_row_ub; unsigned int meta_chunks_per_row_ub; unsigned int meta_req_per_row_ub; unsigned int meta_row_height; unsigned int meta_bytes_per_row_ub; }; struct _vcs_dpi_display_rq_dlg_params_st { display_data_rq_dlg_params_st rq_l; display_data_rq_dlg_params_st rq_c; }; struct _vcs_dpi_display_rq_sizing_params_st { display_data_rq_sizing_params_st rq_l; display_data_rq_sizing_params_st rq_c; }; struct _vcs_dpi_display_rq_misc_params_st { display_data_rq_misc_params_st rq_l; display_data_rq_misc_params_st rq_c; }; struct _vcs_dpi_display_rq_params_st { unsigned char yuv420; unsigned char yuv420_10bpc; unsigned char rgbe_alpha; display_rq_misc_params_st misc; display_rq_sizing_params_st sizing; display_rq_dlg_params_st dlg; }; struct _vcs_dpi_display_dlg_regs_st { unsigned int refcyc_h_blank_end; unsigned int dlg_vblank_end; unsigned int min_dst_y_next_start; unsigned int min_dst_y_next_start_us; unsigned int refcyc_per_htotal; unsigned int refcyc_x_after_scaler; unsigned int dst_y_after_scaler; unsigned int dst_y_prefetch; unsigned int dst_y_per_vm_vblank; unsigned int dst_y_per_row_vblank; unsigned int dst_y_per_vm_flip; unsigned int dst_y_per_row_flip; unsigned int ref_freq_to_pix_freq; unsigned int vratio_prefetch; unsigned int vratio_prefetch_c; unsigned int refcyc_per_tdlut_group; unsigned int refcyc_per_pte_group_vblank_l; unsigned int refcyc_per_pte_group_vblank_c; unsigned int refcyc_per_meta_chunk_vblank_l; unsigned int refcyc_per_meta_chunk_vblank_c; unsigned int refcyc_per_pte_group_flip_l; unsigned int refcyc_per_pte_group_flip_c; unsigned int refcyc_per_meta_chunk_flip_l; unsigned int refcyc_per_meta_chunk_flip_c; unsigned int dst_y_per_pte_row_nom_l; unsigned int dst_y_per_pte_row_nom_c; unsigned int refcyc_per_pte_group_nom_l; unsigned int refcyc_per_pte_group_nom_c; unsigned int dst_y_per_meta_row_nom_l; unsigned int dst_y_per_meta_row_nom_c; unsigned int refcyc_per_meta_chunk_nom_l; unsigned int refcyc_per_meta_chunk_nom_c; unsigned int refcyc_per_line_delivery_pre_l; unsigned int refcyc_per_line_delivery_pre_c; unsigned int refcyc_per_line_delivery_l; unsigned int refcyc_per_line_delivery_c; unsigned int chunk_hdl_adjust_cur0; unsigned int chunk_hdl_adjust_cur1; unsigned int vready_after_vcount0; unsigned int dst_y_offset_cur0; unsigned int dst_y_offset_cur1; unsigned int xfc_reg_transfer_delay; unsigned int xfc_reg_precharge_delay; unsigned int xfc_reg_remote_surface_flip_latency; unsigned int xfc_reg_prefetch_margin; unsigned int dst_y_delta_drq_limit; unsigned int refcyc_per_vm_group_vblank; unsigned int refcyc_per_vm_group_flip; unsigned int refcyc_per_vm_req_vblank; unsigned int refcyc_per_vm_req_flip; unsigned int refcyc_per_vm_dmdata; unsigned int dmdata_dl_delta; }; struct _vcs_dpi_display_ttu_regs_st { unsigned int qos_level_low_wm; unsigned int qos_level_high_wm; unsigned int min_ttu_vblank; unsigned int qos_level_flip; unsigned int refcyc_per_req_delivery_l; unsigned int refcyc_per_req_delivery_c; unsigned int refcyc_per_req_delivery_cur0; unsigned int refcyc_per_req_delivery_cur1; unsigned int refcyc_per_req_delivery_pre_l; unsigned int refcyc_per_req_delivery_pre_c; unsigned int refcyc_per_req_delivery_pre_cur0; unsigned int refcyc_per_req_delivery_pre_cur1; unsigned int qos_level_fixed_l; unsigned int qos_level_fixed_c; unsigned int qos_level_fixed_cur0; unsigned int qos_level_fixed_cur1; unsigned int qos_ramp_disable_l; unsigned int qos_ramp_disable_c; unsigned int qos_ramp_disable_cur0; unsigned int qos_ramp_disable_cur1; }; struct _vcs_dpi_display_data_rq_regs_st { unsigned int chunk_size; unsigned int min_chunk_size; unsigned int meta_chunk_size; unsigned int min_meta_chunk_size; unsigned int dpte_group_size; unsigned int mpte_group_size; unsigned int swath_height; unsigned int pte_row_height_linear; }; struct _vcs_dpi_display_rq_regs_st { display_data_rq_regs_st rq_regs_l; display_data_rq_regs_st rq_regs_c; unsigned int drq_expansion_mode; unsigned int prq_expansion_mode; unsigned int mrq_expansion_mode; unsigned int crq_expansion_mode; unsigned int plane1_base_address; unsigned int aperture_low_addr; // bits [47:18] unsigned int aperture_high_addr; // bits [47:18] }; struct _vcs_dpi_display_dlg_sys_params_st { double t_mclk_wm_us; double t_urg_wm_us; double t_sr_wm_us; double t_extra_us; double mem_trip_us; double deepsleep_dcfclk_mhz; double total_flip_bw; unsigned int total_flip_bytes; }; struct _vcs_dpi_display_arb_params_st { int max_req_outstanding; int min_req_outstanding; int sat_level_us; int hvm_min_req_outstand_commit_threshold; int hvm_max_qos_commit_threshold; int compbuf_reserved_space_kbytes; }; #endif /*__DISPLAY_MODE_STRUCTS_H__*/
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with Cregit http://github.com/cregit/cregit
Version 2.0-RC1