| Author | Tokens | Token Proportion | Commits | Commit Proportion |
|---|---|---|---|---|
| Wei Song | 6130 | 52.65% | 1 | 1.59% |
| Jean Delvare | 5428 | 46.62% | 44 | 69.84% |
| Guenter Roeck | 36 | 0.31% | 4 | 6.35% |
| Frans Meulenbroeks | 16 | 0.14% | 1 | 1.59% |
| Bartosz Golaszewski | 11 | 0.09% | 1 | 1.59% |
| Andrew F. Davis | 4 | 0.03% | 1 | 1.59% |
| Stephen Kitt | 3 | 0.03% | 1 | 1.59% |
| Paul Fertser | 3 | 0.03% | 1 | 1.59% |
| Darrick J. Wong | 3 | 0.03% | 1 | 1.59% |
| Gustavo A. R. Silva | 2 | 0.02% | 1 | 1.59% |
| Uwe Kleine-König | 2 | 0.02% | 2 | 3.17% |
| Thomas Gleixner | 2 | 0.02% | 1 | 1.59% |
| Wolfram Sang | 1 | 0.01% | 1 | 1.59% |
| Axel Lin | 1 | 0.01% | 1 | 1.59% |
| Huacai Chen | 1 | 0.01% | 1 | 1.59% |
| Rusty Russell | 1 | 0.01% | 1 | 1.59% |
| Total | 11644 | 63 |
// SPDX-License-Identifier: GPL-2.0-only /* * w83795.c - Linux kernel driver for hardware monitoring * Copyright (C) 2008 Nuvoton Technology Corp. * Wei Song * Copyright (C) 2010 Jean Delvare <jdelvare@suse.de> * * Supports following chips: * * Chip #vin #fanin #pwm #temp #dts wchipid vendid i2c ISA * w83795g 21 14 8 6 8 0x79 0x5ca3 yes no * w83795adg 18 14 2 6 8 0x79 0x5ca3 yes no */ #include <linux/kernel.h> #include <linux/module.h> #include <linux/init.h> #include <linux/slab.h> #include <linux/i2c.h> #include <linux/hwmon.h> #include <linux/hwmon-sysfs.h> #include <linux/err.h> #include <linux/mutex.h> #include <linux/jiffies.h> #include <linux/util_macros.h> /* Addresses to scan */ static const unsigned short normal_i2c[] = { 0x2c, 0x2d, 0x2e, 0x2f, I2C_CLIENT_END }; static bool reset; module_param(reset, bool, 0); MODULE_PARM_DESC(reset, "Set to 1 to reset chip, not recommended"); #define W83795_REG_BANKSEL 0x00 #define W83795_REG_VENDORID 0xfd #define W83795_REG_CHIPID 0xfe #define W83795_REG_DEVICEID 0xfb #define W83795_REG_DEVICEID_A 0xff #define W83795_REG_I2C_ADDR 0xfc #define W83795_REG_CONFIG 0x01 #define W83795_REG_CONFIG_CONFIG48 0x04 #define W83795_REG_CONFIG_START 0x01 /* Multi-Function Pin Ctrl Registers */ #define W83795_REG_VOLT_CTRL1 0x02 #define W83795_REG_VOLT_CTRL2 0x03 #define W83795_REG_TEMP_CTRL1 0x04 #define W83795_REG_TEMP_CTRL2 0x05 #define W83795_REG_FANIN_CTRL1 0x06 #define W83795_REG_FANIN_CTRL2 0x07 #define W83795_REG_VMIGB_CTRL 0x08 #define TEMP_READ 0 #define TEMP_CRIT 1 #define TEMP_CRIT_HYST 2 #define TEMP_WARN 3 #define TEMP_WARN_HYST 4 /* * only crit and crit_hyst affect real-time alarm status * current crit crit_hyst warn warn_hyst */ static const u16 W83795_REG_TEMP[][5] = { {0x21, 0x96, 0x97, 0x98, 0x99}, /* TD1/TR1 */ {0x22, 0x9a, 0x9b, 0x9c, 0x9d}, /* TD2/TR2 */ {0x23, 0x9e, 0x9f, 0xa0, 0xa1}, /* TD3/TR3 */ {0x24, 0xa2, 0xa3, 0xa4, 0xa5}, /* TD4/TR4 */ {0x1f, 0xa6, 0xa7, 0xa8, 0xa9}, /* TR5 */ {0x20, 0xaa, 0xab, 0xac, 0xad}, /* TR6 */ }; #define IN_READ 0 #define IN_MAX 1 #define IN_LOW 2 static const u16 W83795_REG_IN[][3] = { /* Current, HL, LL */ {0x10, 0x70, 0x71}, /* VSEN1 */ {0x11, 0x72, 0x73}, /* VSEN2 */ {0x12, 0x74, 0x75}, /* VSEN3 */ {0x13, 0x76, 0x77}, /* VSEN4 */ {0x14, 0x78, 0x79}, /* VSEN5 */ {0x15, 0x7a, 0x7b}, /* VSEN6 */ {0x16, 0x7c, 0x7d}, /* VSEN7 */ {0x17, 0x7e, 0x7f}, /* VSEN8 */ {0x18, 0x80, 0x81}, /* VSEN9 */ {0x19, 0x82, 0x83}, /* VSEN10 */ {0x1A, 0x84, 0x85}, /* VSEN11 */ {0x1B, 0x86, 0x87}, /* VTT */ {0x1C, 0x88, 0x89}, /* 3VDD */ {0x1D, 0x8a, 0x8b}, /* 3VSB */ {0x1E, 0x8c, 0x8d}, /* VBAT */ {0x1F, 0xa6, 0xa7}, /* VSEN12 */ {0x20, 0xaa, 0xab}, /* VSEN13 */ {0x21, 0x96, 0x97}, /* VSEN14 */ {0x22, 0x9a, 0x9b}, /* VSEN15 */ {0x23, 0x9e, 0x9f}, /* VSEN16 */ {0x24, 0xa2, 0xa3}, /* VSEN17 */ }; #define W83795_REG_VRLSB 0x3C static const u8 W83795_REG_IN_HL_LSB[] = { 0x8e, /* VSEN1-4 */ 0x90, /* VSEN5-8 */ 0x92, /* VSEN9-11 */ 0x94, /* VTT, 3VDD, 3VSB, 3VBAT */ 0xa8, /* VSEN12 */ 0xac, /* VSEN13 */ 0x98, /* VSEN14 */ 0x9c, /* VSEN15 */ 0xa0, /* VSEN16 */ 0xa4, /* VSEN17 */ }; #define IN_LSB_REG(index, type) \ (((type) == 1) ? W83795_REG_IN_HL_LSB[(index)] \ : (W83795_REG_IN_HL_LSB[(index)] + 1)) #define IN_LSB_SHIFT 0 #define IN_LSB_IDX 1 static const u8 IN_LSB_SHIFT_IDX[][2] = { /* High/Low LSB shift, LSB No. */ {0x00, 0x00}, /* VSEN1 */ {0x02, 0x00}, /* VSEN2 */ {0x04, 0x00}, /* VSEN3 */ {0x06, 0x00}, /* VSEN4 */ {0x00, 0x01}, /* VSEN5 */ {0x02, 0x01}, /* VSEN6 */ {0x04, 0x01}, /* VSEN7 */ {0x06, 0x01}, /* VSEN8 */ {0x00, 0x02}, /* VSEN9 */ {0x02, 0x02}, /* VSEN10 */ {0x04, 0x02}, /* VSEN11 */ {0x00, 0x03}, /* VTT */ {0x02, 0x03}, /* 3VDD */ {0x04, 0x03}, /* 3VSB */ {0x06, 0x03}, /* VBAT */ {0x06, 0x04}, /* VSEN12 */ {0x06, 0x05}, /* VSEN13 */ {0x06, 0x06}, /* VSEN14 */ {0x06, 0x07}, /* VSEN15 */ {0x06, 0x08}, /* VSEN16 */ {0x06, 0x09}, /* VSEN17 */ }; #define W83795_REG_FAN(index) (0x2E + (index)) #define W83795_REG_FAN_MIN_HL(index) (0xB6 + (index)) #define W83795_REG_FAN_MIN_LSB(index) (0xC4 + (index) / 2) #define W83795_REG_FAN_MIN_LSB_SHIFT(index) \ (((index) & 1) ? 4 : 0) #define W83795_REG_VID_CTRL 0x6A #define W83795_REG_ALARM_CTRL 0x40 #define ALARM_CTRL_RTSACS (1 << 7) #define W83795_REG_ALARM(index) (0x41 + (index)) #define W83795_REG_CLR_CHASSIS 0x4D #define W83795_REG_BEEP(index) (0x50 + (index)) #define W83795_REG_OVT_CFG 0x58 #define OVT_CFG_SEL (1 << 7) #define W83795_REG_FCMS1 0x201 #define W83795_REG_FCMS2 0x208 #define W83795_REG_TFMR(index) (0x202 + (index)) #define W83795_REG_FOMC 0x20F #define W83795_REG_TSS(index) (0x209 + (index)) #define TSS_MAP_RESERVED 0xff static const u8 tss_map[4][6] = { { 0, 1, 2, 3, 4, 5}, { 6, 7, 8, 9, 0, 1}, {10, 11, 12, 13, 2, 3}, { 4, 5, 4, 5, TSS_MAP_RESERVED, TSS_MAP_RESERVED}, }; #define PWM_OUTPUT 0 #define PWM_FREQ 1 #define PWM_START 2 #define PWM_NONSTOP 3 #define PWM_STOP_TIME 4 #define W83795_REG_PWM(index, nr) (0x210 + (nr) * 8 + (index)) #define W83795_REG_FTSH(index) (0x240 + (index) * 2) #define W83795_REG_FTSL(index) (0x241 + (index) * 2) #define W83795_REG_TFTS 0x250 #define TEMP_PWM_TTTI 0 #define TEMP_PWM_CTFS 1 #define TEMP_PWM_HCT 2 #define TEMP_PWM_HOT 3 #define W83795_REG_TTTI(index) (0x260 + (index)) #define W83795_REG_CTFS(index) (0x268 + (index)) #define W83795_REG_HT(index) (0x270 + (index)) #define SF4_TEMP 0 #define SF4_PWM 1 #define W83795_REG_SF4_TEMP(temp_num, index) \ (0x280 + 0x10 * (temp_num) + (index)) #define W83795_REG_SF4_PWM(temp_num, index) \ (0x288 + 0x10 * (temp_num) + (index)) #define W83795_REG_DTSC 0x301 #define W83795_REG_DTSE 0x302 #define W83795_REG_DTS(index) (0x26 + (index)) #define W83795_REG_PECI_TBASE(index) (0x320 + (index)) #define DTS_CRIT 0 #define DTS_CRIT_HYST 1 #define DTS_WARN 2 #define DTS_WARN_HYST 3 #define W83795_REG_DTS_EXT(index) (0xB2 + (index)) #define SETUP_PWM_DEFAULT 0 #define SETUP_PWM_UPTIME 1 #define SETUP_PWM_DOWNTIME 2 #define W83795_REG_SETUP_PWM(index) (0x20C + (index)) static inline u16 in_from_reg(u8 index, u16 val) { /* 3VDD, 3VSB and VBAT: 6 mV/bit; other inputs: 2 mV/bit */ if (index >= 12 && index <= 14) return val * 6; else return val * 2; } static inline u16 in_to_reg(u8 index, u16 val) { if (index >= 12 && index <= 14) return val / 6; else return val / 2; } static inline unsigned long fan_from_reg(u16 val) { if ((val == 0xfff) || (val == 0)) return 0; return 1350000UL / val; } static inline u16 fan_to_reg(long rpm) { if (rpm <= 0) return 0x0fff; return clamp_val((1350000 + (rpm >> 1)) / rpm, 1, 0xffe); } static inline unsigned long time_from_reg(u8 reg) { return reg * 100; } static inline u8 time_to_reg(unsigned long val) { return clamp_val((val + 50) / 100, 0, 0xff); } static inline long temp_from_reg(s8 reg) { return reg * 1000; } static inline s8 temp_to_reg(long val, s8 min, s8 max) { return clamp_val(val / 1000, min, max); } static const u16 pwm_freq_cksel0[16] = { 1024, 512, 341, 256, 205, 171, 146, 128, 85, 64, 32, 16, 8, 4, 2, 1 }; static unsigned int pwm_freq_from_reg(u8 reg, u16 clkin) { unsigned long base_clock; if (reg & 0x80) { base_clock = clkin * 1000 / ((clkin == 48000) ? 384 : 256); return base_clock / ((reg & 0x7f) + 1); } else return pwm_freq_cksel0[reg & 0x0f]; } static u8 pwm_freq_to_reg(unsigned long val, u16 clkin) { unsigned long base_clock; u8 reg0, reg1; unsigned long best0, best1; /* Best fit for cksel = 0 */ reg0 = find_closest_descending(val, pwm_freq_cksel0, ARRAY_SIZE(pwm_freq_cksel0)); if (val < 375) /* cksel = 1 can't beat this */ return reg0; best0 = pwm_freq_cksel0[reg0]; /* Best fit for cksel = 1 */ base_clock = clkin * 1000 / ((clkin == 48000) ? 384 : 256); reg1 = clamp_val(DIV_ROUND_CLOSEST(base_clock, val), 1, 128); best1 = base_clock / reg1; reg1 = 0x80 | (reg1 - 1); /* Choose the closest one */ if (abs(val - best0) > abs(val - best1)) return reg1; else return reg0; } enum chip_types {w83795g, w83795adg}; struct w83795_data { struct device *hwmon_dev; struct mutex update_lock; unsigned long last_updated; /* In jiffies */ enum chip_types chip_type; u8 bank; u32 has_in; /* Enable monitor VIN or not */ u8 has_dyn_in; /* Only in2-0 can have this */ u16 in[21][3]; /* Register value, read/high/low */ u8 in_lsb[10][3]; /* LSB Register value, high/low */ u8 has_gain; /* has gain: in17-20 * 8 */ u16 has_fan; /* Enable fan14-1 or not */ u16 fan[14]; /* Register value combine */ u16 fan_min[14]; /* Register value combine */ u8 has_temp; /* Enable monitor temp6-1 or not */ s8 temp[6][5]; /* current, crit, crit_hyst, warn, warn_hyst */ u8 temp_read_vrlsb[6]; u8 temp_mode; /* Bit vector, 0 = TR, 1 = TD */ u8 temp_src[3]; /* Register value */ u8 enable_dts; /* * Enable PECI and SB-TSI, * bit 0: =1 enable, =0 disable, * bit 1: =1 AMD SB-TSI, =0 Intel PECI */ u8 has_dts; /* Enable monitor DTS temp */ s8 dts[8]; /* Register value */ u8 dts_read_vrlsb[8]; /* Register value */ s8 dts_ext[4]; /* Register value */ u8 has_pwm; /* * 795g supports 8 pwm, 795adg only supports 2, * no config register, only affected by chip * type */ u8 pwm[8][5]; /* * Register value, output, freq, start, * non stop, stop time */ u16 clkin; /* CLKIN frequency in kHz */ u8 pwm_fcms[2]; /* Register value */ u8 pwm_tfmr[6]; /* Register value */ u8 pwm_fomc; /* Register value */ u16 target_speed[8]; /* * Register value, target speed for speed * cruise */ u8 tol_speed; /* tolerance of target speed */ u8 pwm_temp[6][4]; /* TTTI, CTFS, HCT, HOT */ u8 sf4_reg[6][2][7]; /* 6 temp, temp/dcpwm, 7 registers */ u8 setup_pwm[3]; /* Register value */ u8 alarms[6]; /* Register value */ u8 enable_beep; u8 beeps[6]; /* Register value */ bool valid; char valid_limits; char valid_pwm_config; }; /* * Hardware access * We assume that nobdody can change the bank outside the driver. */ /* Must be called with data->update_lock held, except during initialization */ static int w83795_set_bank(struct i2c_client *client, u8 bank) { struct w83795_data *data = i2c_get_clientdata(client); int err; /* If the same bank is already set, nothing to do */ if ((data->bank & 0x07) == bank) return 0; /* Change to new bank, preserve all other bits */ bank |= data->bank & ~0x07; err = i2c_smbus_write_byte_data(client, W83795_REG_BANKSEL, bank); if (err < 0) { dev_err(&client->dev, "Failed to set bank to %d, err %d\n", (int)bank, err); return err; } data->bank = bank; return 0; } /* Must be called with data->update_lock held, except during initialization */ static u8 w83795_read(struct i2c_client *client, u16 reg) { int err; err = w83795_set_bank(client, reg >> 8); if (err < 0) return 0x00; /* Arbitrary */ err = i2c_smbus_read_byte_data(client, reg & 0xff); if (err < 0) { dev_err(&client->dev, "Failed to read from register 0x%03x, err %d\n", (int)reg, err); return 0x00; /* Arbitrary */ } return err; } /* Must be called with data->update_lock held, except during initialization */ static int w83795_write(struct i2c_client *client, u16 reg, u8 value) { int err; err = w83795_set_bank(client, reg >> 8); if (err < 0) return err; err = i2c_smbus_write_byte_data(client, reg & 0xff, value); if (err < 0) dev_err(&client->dev, "Failed to write to register 0x%03x, err %d\n", (int)reg, err); return err; } static void w83795_update_limits(struct i2c_client *client) { struct w83795_data *data = i2c_get_clientdata(client); int i, limit; u8 lsb; /* Read the voltage limits */ for (i = 0; i < ARRAY_SIZE(data->in); i++) { if (!(data->has_in & (1 << i))) continue; data->in[i][IN_MAX] = w83795_read(client, W83795_REG_IN[i][IN_MAX]); data->in[i][IN_LOW] = w83795_read(client, W83795_REG_IN[i][IN_LOW]); } for (i = 0; i < ARRAY_SIZE(data->in_lsb); i++) { if ((i == 2 && data->chip_type == w83795adg) || (i >= 4 && !(data->has_in & (1 << (i + 11))))) continue; data->in_lsb[i][IN_MAX] = w83795_read(client, IN_LSB_REG(i, IN_MAX)); data->in_lsb[i][IN_LOW] = w83795_read(client, IN_LSB_REG(i, IN_LOW)); } /* Read the fan limits */ lsb = 0; /* Silent false gcc warning */ for (i = 0; i < ARRAY_SIZE(data->fan); i++) { /* * Each register contains LSB for 2 fans, but we want to * read it only once to save time */ if ((i & 1) == 0 && (data->has_fan & (3 << i))) lsb = w83795_read(client, W83795_REG_FAN_MIN_LSB(i)); if (!(data->has_fan & (1 << i))) continue; data->fan_min[i] = w83795_read(client, W83795_REG_FAN_MIN_HL(i)) << 4; data->fan_min[i] |= (lsb >> W83795_REG_FAN_MIN_LSB_SHIFT(i)) & 0x0F; } /* Read the temperature limits */ for (i = 0; i < ARRAY_SIZE(data->temp); i++) { if (!(data->has_temp & (1 << i))) continue; for (limit = TEMP_CRIT; limit <= TEMP_WARN_HYST; limit++) data->temp[i][limit] = w83795_read(client, W83795_REG_TEMP[i][limit]); } /* Read the DTS limits */ if (data->enable_dts) { for (limit = DTS_CRIT; limit <= DTS_WARN_HYST; limit++) data->dts_ext[limit] = w83795_read(client, W83795_REG_DTS_EXT(limit)); } /* Read beep settings */ if (data->enable_beep) { for (i = 0; i < ARRAY_SIZE(data->beeps); i++) data->beeps[i] = w83795_read(client, W83795_REG_BEEP(i)); } data->valid_limits = 1; } static struct w83795_data *w83795_update_pwm_config(struct device *dev) { struct i2c_client *client = to_i2c_client(dev); struct w83795_data *data = i2c_get_clientdata(client); int i, tmp; mutex_lock(&data->update_lock); if (data->valid_pwm_config) goto END; /* Read temperature source selection */ for (i = 0; i < ARRAY_SIZE(data->temp_src); i++) data->temp_src[i] = w83795_read(client, W83795_REG_TSS(i)); /* Read automatic fan speed control settings */ data->pwm_fcms[0] = w83795_read(client, W83795_REG_FCMS1); data->pwm_fcms[1] = w83795_read(client, W83795_REG_FCMS2); for (i = 0; i < ARRAY_SIZE(data->pwm_tfmr); i++) data->pwm_tfmr[i] = w83795_read(client, W83795_REG_TFMR(i)); data->pwm_fomc = w83795_read(client, W83795_REG_FOMC); for (i = 0; i < data->has_pwm; i++) { for (tmp = PWM_FREQ; tmp <= PWM_STOP_TIME; tmp++) data->pwm[i][tmp] = w83795_read(client, W83795_REG_PWM(i, tmp)); } for (i = 0; i < ARRAY_SIZE(data->target_speed); i++) { data->target_speed[i] = w83795_read(client, W83795_REG_FTSH(i)) << 4; data->target_speed[i] |= w83795_read(client, W83795_REG_FTSL(i)) >> 4; } data->tol_speed = w83795_read(client, W83795_REG_TFTS) & 0x3f; for (i = 0; i < ARRAY_SIZE(data->pwm_temp); i++) { data->pwm_temp[i][TEMP_PWM_TTTI] = w83795_read(client, W83795_REG_TTTI(i)) & 0x7f; data->pwm_temp[i][TEMP_PWM_CTFS] = w83795_read(client, W83795_REG_CTFS(i)); tmp = w83795_read(client, W83795_REG_HT(i)); data->pwm_temp[i][TEMP_PWM_HCT] = tmp >> 4; data->pwm_temp[i][TEMP_PWM_HOT] = tmp & 0x0f; } /* Read SmartFanIV trip points */ for (i = 0; i < ARRAY_SIZE(data->sf4_reg); i++) { for (tmp = 0; tmp < 7; tmp++) { data->sf4_reg[i][SF4_TEMP][tmp] = w83795_read(client, W83795_REG_SF4_TEMP(i, tmp)); data->sf4_reg[i][SF4_PWM][tmp] = w83795_read(client, W83795_REG_SF4_PWM(i, tmp)); } } /* Read setup PWM */ for (i = 0; i < ARRAY_SIZE(data->setup_pwm); i++) data->setup_pwm[i] = w83795_read(client, W83795_REG_SETUP_PWM(i)); data->valid_pwm_config = 1; END: mutex_unlock(&data->update_lock); return data; } static struct w83795_data *w83795_update_device(struct device *dev) { struct i2c_client *client = to_i2c_client(dev); struct w83795_data *data = i2c_get_clientdata(client); u16 tmp; u8 intrusion; int i; mutex_lock(&data->update_lock); if (!data->valid_limits) w83795_update_limits(client); if (!(time_after(jiffies, data->last_updated + HZ * 2) || !data->valid)) goto END; /* Update the voltages value */ for (i = 0; i < ARRAY_SIZE(data->in); i++) { if (!(data->has_in & (1 << i))) continue; tmp = w83795_read(client, W83795_REG_IN[i][IN_READ]) << 2; tmp |= w83795_read(client, W83795_REG_VRLSB) >> 6; data->in[i][IN_READ] = tmp; } /* in0-2 can have dynamic limits (W83795G only) */ if (data->has_dyn_in) { u8 lsb_max = w83795_read(client, IN_LSB_REG(0, IN_MAX)); u8 lsb_low = w83795_read(client, IN_LSB_REG(0, IN_LOW)); for (i = 0; i < 3; i++) { if (!(data->has_dyn_in & (1 << i))) continue; data->in[i][IN_MAX] = w83795_read(client, W83795_REG_IN[i][IN_MAX]); data->in[i][IN_LOW] = w83795_read(client, W83795_REG_IN[i][IN_LOW]); data->in_lsb[i][IN_MAX] = (lsb_max >> (2 * i)) & 0x03; data->in_lsb[i][IN_LOW] = (lsb_low >> (2 * i)) & 0x03; } } /* Update fan */ for (i = 0; i < ARRAY_SIZE(data->fan); i++) { if (!(data->has_fan & (1 << i))) continue; data->fan[i] = w83795_read(client, W83795_REG_FAN(i)) << 4; data->fan[i] |= w83795_read(client, W83795_REG_VRLSB) >> 4; } /* Update temperature */ for (i = 0; i < ARRAY_SIZE(data->temp); i++) { data->temp[i][TEMP_READ] = w83795_read(client, W83795_REG_TEMP[i][TEMP_READ]); data->temp_read_vrlsb[i] = w83795_read(client, W83795_REG_VRLSB); } /* Update dts temperature */ if (data->enable_dts) { for (i = 0; i < ARRAY_SIZE(data->dts); i++) { if (!(data->has_dts & (1 << i))) continue; data->dts[i] = w83795_read(client, W83795_REG_DTS(i)); data->dts_read_vrlsb[i] = w83795_read(client, W83795_REG_VRLSB); } } /* Update pwm output */ for (i = 0; i < data->has_pwm; i++) { data->pwm[i][PWM_OUTPUT] = w83795_read(client, W83795_REG_PWM(i, PWM_OUTPUT)); } /* * Update intrusion and alarms * It is important to read intrusion first, because reading from * register SMI STS6 clears the interrupt status temporarily. */ tmp = w83795_read(client, W83795_REG_ALARM_CTRL); /* Switch to interrupt status for intrusion if needed */ if (tmp & ALARM_CTRL_RTSACS) w83795_write(client, W83795_REG_ALARM_CTRL, tmp & ~ALARM_CTRL_RTSACS); intrusion = w83795_read(client, W83795_REG_ALARM(5)) & (1 << 6); /* Switch to real-time alarms */ w83795_write(client, W83795_REG_ALARM_CTRL, tmp | ALARM_CTRL_RTSACS); for (i = 0; i < ARRAY_SIZE(data->alarms); i++) data->alarms[i] = w83795_read(client, W83795_REG_ALARM(i)); data->alarms[5] |= intrusion; /* Restore original configuration if needed */ if (!(tmp & ALARM_CTRL_RTSACS)) w83795_write(client, W83795_REG_ALARM_CTRL, tmp & ~ALARM_CTRL_RTSACS); data->last_updated = jiffies; data->valid = true; END: mutex_unlock(&data->update_lock); return data; } /* * Sysfs attributes */ #define ALARM_STATUS 0 #define BEEP_ENABLE 1 static ssize_t show_alarm_beep(struct device *dev, struct device_attribute *attr, char *buf) { struct w83795_data *data = w83795_update_device(dev); struct sensor_device_attribute_2 *sensor_attr = to_sensor_dev_attr_2(attr); int nr = sensor_attr->nr; int index = sensor_attr->index >> 3; int bit = sensor_attr->index & 0x07; u8 val; if (nr == ALARM_STATUS) val = (data->alarms[index] >> bit) & 1; else /* BEEP_ENABLE */ val = (data->beeps[index] >> bit) & 1; return sprintf(buf, "%u\n", val); } static ssize_t store_beep(struct device *dev, struct device_attribute *attr, const char *buf, size_t count) { struct i2c_client *client = to_i2c_client(dev); struct w83795_data *data = i2c_get_clientdata(client); struct sensor_device_attribute_2 *sensor_attr = to_sensor_dev_attr_2(attr); int index = sensor_attr->index >> 3; int shift = sensor_attr->index & 0x07; u8 beep_bit = 1 << shift; unsigned long val; if (kstrtoul(buf, 10, &val) < 0) return -EINVAL; if (val != 0 && val != 1) return -EINVAL; mutex_lock(&data->update_lock); data->beeps[index] = w83795_read(client, W83795_REG_BEEP(index)); data->beeps[index] &= ~beep_bit; data->beeps[index] |= val << shift; w83795_write(client, W83795_REG_BEEP(index), data->beeps[index]); mutex_unlock(&data->update_lock); return count; } /* Write 0 to clear chassis alarm */ static ssize_t store_chassis_clear(struct device *dev, struct device_attribute *attr, const char *buf, size_t count) { struct i2c_client *client = to_i2c_client(dev); struct w83795_data *data = i2c_get_clientdata(client); unsigned long val; if (kstrtoul(buf, 10, &val) < 0 || val != 0) return -EINVAL; mutex_lock(&data->update_lock); val = w83795_read(client, W83795_REG_CLR_CHASSIS); val |= 0x80; w83795_write(client, W83795_REG_CLR_CHASSIS, val); /* Clear status and force cache refresh */ w83795_read(client, W83795_REG_ALARM(5)); data->valid = false; mutex_unlock(&data->update_lock); return count; } #define FAN_INPUT 0 #define FAN_MIN 1 static ssize_t show_fan(struct device *dev, struct device_attribute *attr, char *buf) { struct sensor_device_attribute_2 *sensor_attr = to_sensor_dev_attr_2(attr); int nr = sensor_attr->nr; int index = sensor_attr->index; struct w83795_data *data = w83795_update_device(dev); u16 val; if (nr == FAN_INPUT) val = data->fan[index] & 0x0fff; else val = data->fan_min[index] & 0x0fff; return sprintf(buf, "%lu\n", fan_from_reg(val)); } static ssize_t store_fan_min(struct device *dev, struct device_attribute *attr, const char *buf, size_t count) { struct sensor_device_attribute_2 *sensor_attr = to_sensor_dev_attr_2(attr); int index = sensor_attr->index; struct i2c_client *client = to_i2c_client(dev); struct w83795_data *data = i2c_get_clientdata(client); unsigned long val; if (kstrtoul(buf, 10, &val)) return -EINVAL; val = fan_to_reg(val); mutex_lock(&data->update_lock); data->fan_min[index] = val; w83795_write(client, W83795_REG_FAN_MIN_HL(index), (val >> 4) & 0xff); val &= 0x0f; if (index & 1) { val <<= 4; val |= w83795_read(client, W83795_REG_FAN_MIN_LSB(index)) & 0x0f; } else { val |= w83795_read(client, W83795_REG_FAN_MIN_LSB(index)) & 0xf0; } w83795_write(client, W83795_REG_FAN_MIN_LSB(index), val & 0xff); mutex_unlock(&data->update_lock); return count; } static ssize_t show_pwm(struct device *dev, struct device_attribute *attr, char *buf) { struct w83795_data *data; struct sensor_device_attribute_2 *sensor_attr = to_sensor_dev_attr_2(attr); int nr = sensor_attr->nr; int index = sensor_attr->index; unsigned int val; data = nr == PWM_OUTPUT ? w83795_update_device(dev) : w83795_update_pwm_config(dev); switch (nr) { case PWM_STOP_TIME: val = time_from_reg(data->pwm[index][nr]); break; case PWM_FREQ: val = pwm_freq_from_reg(data->pwm[index][nr], data->clkin); break; default: val = data->pwm[index][nr]; break; } return sprintf(buf, "%u\n", val); } static ssize_t store_pwm(struct device *dev, struct device_attribute *attr, const char *buf, size_t count) { struct i2c_client *client = to_i2c_client(dev); struct w83795_data *data = i2c_get_clientdata(client); struct sensor_device_attribute_2 *sensor_attr = to_sensor_dev_attr_2(attr); int nr = sensor_attr->nr; int index = sensor_attr->index; unsigned long val; if (kstrtoul(buf, 10, &val) < 0) return -EINVAL; mutex_lock(&data->update_lock); switch (nr) { case PWM_STOP_TIME: val = time_to_reg(val); break; case PWM_FREQ: val = pwm_freq_to_reg(val, data->clkin); break; default: val = clamp_val(val, 0, 0xff); break; } w83795_write(client, W83795_REG_PWM(index, nr), val); data->pwm[index][nr] = val; mutex_unlock(&data->update_lock); return count; } static ssize_t show_pwm_enable(struct device *dev, struct device_attribute *attr, char *buf) { struct sensor_device_attribute_2 *sensor_attr = to_sensor_dev_attr_2(attr); struct w83795_data *data = w83795_update_pwm_config(dev); int index = sensor_attr->index; u8 tmp; /* Speed cruise mode */ if (data->pwm_fcms[0] & (1 << index)) { tmp = 2; goto out; } /* Thermal cruise or SmartFan IV mode */ for (tmp = 0; tmp < 6; tmp++) { if (data->pwm_tfmr[tmp] & (1 << index)) { tmp = 3; goto out; } } /* Manual mode */ tmp = 1; out: return sprintf(buf, "%u\n", tmp); } static ssize_t store_pwm_enable(struct device *dev, struct device_attribute *attr, const char *buf, size_t count) { struct i2c_client *client = to_i2c_client(dev); struct w83795_data *data = w83795_update_pwm_config(dev); struct sensor_device_attribute_2 *sensor_attr = to_sensor_dev_attr_2(attr); int index = sensor_attr->index; unsigned long val; int i; if (kstrtoul(buf, 10, &val) < 0) return -EINVAL; if (val < 1 || val > 2) return -EINVAL; #ifndef CONFIG_SENSORS_W83795_FANCTRL if (val > 1) { dev_warn(dev, "Automatic fan speed control support disabled\n"); dev_warn(dev, "Build with CONFIG_SENSORS_W83795_FANCTRL=y if you want it\n"); return -EOPNOTSUPP; } #endif mutex_lock(&data->update_lock); switch (val) { case 1: /* Clear speed cruise mode bits */ data->pwm_fcms[0] &= ~(1 << index); w83795_write(client, W83795_REG_FCMS1, data->pwm_fcms[0]); /* Clear thermal cruise mode bits */ for (i = 0; i < 6; i++) { data->pwm_tfmr[i] &= ~(1 << index); w83795_write(client, W83795_REG_TFMR(i), data->pwm_tfmr[i]); } break; case 2: data->pwm_fcms[0] |= (1 << index); w83795_write(client, W83795_REG_FCMS1, data->pwm_fcms[0]); break; } mutex_unlock(&data->update_lock); return count; } static ssize_t show_pwm_mode(struct device *dev, struct device_attribute *attr, char *buf) { struct w83795_data *data = w83795_update_pwm_config(dev); int index = to_sensor_dev_attr_2(attr)->index; unsigned int mode; if (data->pwm_fomc & (1 << index)) mode = 0; /* DC */ else mode = 1; /* PWM */ return sprintf(buf, "%u\n", mode); } /* * Check whether a given temperature source can ever be useful. * Returns the number of selectable temperature channels which are * enabled. */ static int w83795_tss_useful(const struct w83795_data *data, int tsrc) { int useful = 0, i; for (i = 0; i < 4; i++) { if (tss_map[i][tsrc] == TSS_MAP_RESERVED) continue; if (tss_map[i][tsrc] < 6) /* Analog */ useful += (data->has_temp >> tss_map[i][tsrc]) & 1; else /* Digital */ useful += (data->has_dts >> (tss_map[i][tsrc] - 6)) & 1; } return useful; } static ssize_t show_temp_src(struct device *dev, struct device_attribute *attr, char *buf) { struct sensor_device_attribute_2 *sensor_attr = to_sensor_dev_attr_2(attr); struct w83795_data *data = w83795_update_pwm_config(dev); int index = sensor_attr->index; u8 tmp = data->temp_src[index / 2]; if (index & 1) tmp >>= 4; /* Pick high nibble */ else tmp &= 0x0f; /* Pick low nibble */ /* Look-up the actual temperature channel number */ if (tmp >= 4 || tss_map[tmp][index] == TSS_MAP_RESERVED) return -EINVAL; /* Shouldn't happen */ return sprintf(buf, "%u\n", (unsigned int)tss_map[tmp][index] + 1); } static ssize_t store_temp_src(struct device *dev, struct device_attribute *attr, const char *buf, size_t count) { struct i2c_client *client = to_i2c_client(dev); struct w83795_data *data = w83795_update_pwm_config(dev); struct sensor_device_attribute_2 *sensor_attr = to_sensor_dev_attr_2(attr); int index = sensor_attr->index; int tmp; unsigned long channel; u8 val = index / 2; if (kstrtoul(buf, 10, &channel) < 0 || channel < 1 || channel > 14) return -EINVAL; /* Check if request can be fulfilled */ for (tmp = 0; tmp < 4; tmp++) { if (tss_map[tmp][index] == channel - 1) break; } if (tmp == 4) /* No match */ return -EINVAL; mutex_lock(&data->update_lock); if (index & 1) { tmp <<= 4; data->temp_src[val] &= 0x0f; } else { data->temp_src[val] &= 0xf0; } data->temp_src[val] |= tmp; w83795_write(client, W83795_REG_TSS(val), data->temp_src[val]); mutex_unlock(&data->update_lock); return count; } #define TEMP_PWM_ENABLE 0 #define TEMP_PWM_FAN_MAP 1 static ssize_t show_temp_pwm_enable(struct device *dev, struct device_attribute *attr, char *buf) { struct w83795_data *data = w83795_update_pwm_config(dev); struct sensor_device_attribute_2 *sensor_attr = to_sensor_dev_attr_2(attr); int nr = sensor_attr->nr; int index = sensor_attr->index; u8 tmp = 0xff; switch (nr) { case TEMP_PWM_ENABLE: tmp = (data->pwm_fcms[1] >> index) & 1; if (tmp) tmp = 4; else tmp = 3; break; case TEMP_PWM_FAN_MAP: tmp = data->pwm_tfmr[index]; break; } return sprintf(buf, "%u\n", tmp); } static ssize_t store_temp_pwm_enable(struct device *dev, struct device_attribute *attr, const char *buf, size_t count) { struct i2c_client *client = to_i2c_client(dev); struct w83795_data *data = w83795_update_pwm_config(dev); struct sensor_device_attribute_2 *sensor_attr = to_sensor_dev_attr_2(attr); int nr = sensor_attr->nr; int index = sensor_attr->index; unsigned long tmp; if (kstrtoul(buf, 10, &tmp) < 0) return -EINVAL; switch (nr) { case TEMP_PWM_ENABLE: if (tmp != 3 && tmp != 4) return -EINVAL; tmp -= 3; mutex_lock(&data->update_lock); data->pwm_fcms[1] &= ~(1 << index); data->pwm_fcms[1] |= tmp << index; w83795_write(client, W83795_REG_FCMS2, data->pwm_fcms[1]); mutex_unlock(&data->update_lock); break; case TEMP_PWM_FAN_MAP: mutex_lock(&data->update_lock); tmp = clamp_val(tmp, 0, 0xff); w83795_write(client, W83795_REG_TFMR(index), tmp); data->pwm_tfmr[index] = tmp; mutex_unlock(&data->update_lock); break; } return count; } #define FANIN_TARGET 0 #define FANIN_TOL 1 static ssize_t show_fanin(struct device *dev, struct device_attribute *attr, char *buf) { struct w83795_data *data = w83795_update_pwm_config(dev); struct sensor_device_attribute_2 *sensor_attr = to_sensor_dev_attr_2(attr); int nr = sensor_attr->nr; int index = sensor_attr->index; u16 tmp = 0; switch (nr) { case FANIN_TARGET: tmp = fan_from_reg(data->target_speed[index]); break; case FANIN_TOL: tmp = data->tol_speed; break; } return sprintf(buf, "%u\n", tmp); } static ssize_t store_fanin(struct device *dev, struct device_attribute *attr, const char *buf, size_t count) { struct i2c_client *client = to_i2c_client(dev); struct w83795_data *data = i2c_get_clientdata(client); struct sensor_device_attribute_2 *sensor_attr = to_sensor_dev_attr_2(attr); int nr = sensor_attr->nr; int index = sensor_attr->index; unsigned long val; if (kstrtoul(buf, 10, &val) < 0) return -EINVAL; mutex_lock(&data->update_lock); switch (nr) { case FANIN_TARGET: val = fan_to_reg(clamp_val(val, 0, 0xfff)); w83795_write(client, W83795_REG_FTSH(index), val >> 4); w83795_write(client, W83795_REG_FTSL(index), (val << 4) & 0xf0); data->target_speed[index] = val; break; case FANIN_TOL: val = clamp_val(val, 0, 0x3f); w83795_write(client, W83795_REG_TFTS, val); data->tol_speed = val; break; } mutex_unlock(&data->update_lock); return count; } static ssize_t show_temp_pwm(struct device *dev, struct device_attribute *attr, char *buf) { struct w83795_data *data = w83795_update_pwm_config(dev); struct sensor_device_attribute_2 *sensor_attr = to_sensor_dev_attr_2(attr); int nr = sensor_attr->nr; int index = sensor_attr->index; long tmp = temp_from_reg(data->pwm_temp[index][nr]); return sprintf(buf, "%ld\n", tmp); } static ssize_t store_temp_pwm(struct device *dev, struct device_attribute *attr, const char *buf, size_t count) { struct i2c_client *client = to_i2c_client(dev); struct w83795_data *data = i2c_get_clientdata(client); struct sensor_device_attribute_2 *sensor_attr = to_sensor_dev_attr_2(attr); int nr = sensor_attr->nr; int index = sensor_attr->index; unsigned long val; u8 tmp; if (kstrtoul(buf, 10, &val) < 0) return -EINVAL; val /= 1000; mutex_lock(&data->update_lock); switch (nr) { case TEMP_PWM_TTTI: val = clamp_val(val, 0, 0x7f); w83795_write(client, W83795_REG_TTTI(index), val); break; case TEMP_PWM_CTFS: val = clamp_val(val, 0, 0x7f); w83795_write(client, W83795_REG_CTFS(index), val); break; case TEMP_PWM_HCT: val = clamp_val(val, 0, 0x0f); tmp = w83795_read(client, W83795_REG_HT(index)); tmp &= 0x0f; tmp |= (val << 4) & 0xf0; w83795_write(client, W83795_REG_HT(index), tmp); break; case TEMP_PWM_HOT: val = clamp_val(val, 0, 0x0f); tmp = w83795_read(client, W83795_REG_HT(index)); tmp &= 0xf0; tmp |= val & 0x0f; w83795_write(client, W83795_REG_HT(index), tmp); break; } data->pwm_temp[index][nr] = val; mutex_unlock(&data->update_lock); return count; } static ssize_t show_sf4_pwm(struct device *dev, struct device_attribute *attr, char *buf) { struct w83795_data *data = w83795_update_pwm_config(dev); struct sensor_device_attribute_2 *sensor_attr = to_sensor_dev_attr_2(attr); int nr = sensor_attr->nr; int index = sensor_attr->index; return sprintf(buf, "%u\n", data->sf4_reg[index][SF4_PWM][nr]); } static ssize_t store_sf4_pwm(struct device *dev, struct device_attribute *attr, const char *buf, size_t count) { struct i2c_client *client = to_i2c_client(dev); struct w83795_data *data = i2c_get_clientdata(client); struct sensor_device_attribute_2 *sensor_attr = to_sensor_dev_attr_2(attr); int nr = sensor_attr->nr; int index = sensor_attr->index; unsigned long val; if (kstrtoul(buf, 10, &val) < 0) return -EINVAL; mutex_lock(&data->update_lock); w83795_write(client, W83795_REG_SF4_PWM(index, nr), val); data->sf4_reg[index][SF4_PWM][nr] = val; mutex_unlock(&data->update_lock); return count; } static ssize_t show_sf4_temp(struct device *dev, struct device_attribute *attr, char *buf) { struct w83795_data *data = w83795_update_pwm_config(dev); struct sensor_device_attribute_2 *sensor_attr = to_sensor_dev_attr_2(attr); int nr = sensor_attr->nr; int index = sensor_attr->index; return sprintf(buf, "%u\n", (data->sf4_reg[index][SF4_TEMP][nr]) * 1000); } static ssize_t store_sf4_temp(struct device *dev, struct device_attribute *attr, const char *buf, size_t count) { struct i2c_client *client = to_i2c_client(dev); struct w83795_data *data = i2c_get_clientdata(client); struct sensor_device_attribute_2 *sensor_attr = to_sensor_dev_attr_2(attr); int nr = sensor_attr->nr; int index = sensor_attr->index; unsigned long val; if (kstrtoul(buf, 10, &val) < 0) return -EINVAL; val /= 1000; mutex_lock(&data->update_lock); w83795_write(client, W83795_REG_SF4_TEMP(index, nr), val); data->sf4_reg[index][SF4_TEMP][nr] = val; mutex_unlock(&data->update_lock); return count; } static ssize_t show_temp(struct device *dev, struct device_attribute *attr, char *buf) { struct sensor_device_attribute_2 *sensor_attr = to_sensor_dev_attr_2(attr); int nr = sensor_attr->nr; int index = sensor_attr->index; struct w83795_data *data = w83795_update_device(dev); long temp = temp_from_reg(data->temp[index][nr]); if (nr == TEMP_READ) temp += (data->temp_read_vrlsb[index] >> 6) * 250; return sprintf(buf, "%ld\n", temp); } static ssize_t store_temp(struct device *dev, struct device_attribute *attr, const char *buf, size_t count) { struct sensor_device_attribute_2 *sensor_attr = to_sensor_dev_attr_2(attr); int nr = sensor_attr->nr; int index = sensor_attr->index; struct i2c_client *client = to_i2c_client(dev); struct w83795_data *data = i2c_get_clientdata(client); long tmp; if (kstrtol(buf, 10, &tmp) < 0) return -EINVAL; mutex_lock(&data->update_lock); data->temp[index][nr] = temp_to_reg(tmp, -128, 127); w83795_write(client, W83795_REG_TEMP[index][nr], data->temp[index][nr]); mutex_unlock(&data->update_lock); return count; } static ssize_t show_dts_mode(struct device *dev, struct device_attribute *attr, char *buf) { struct w83795_data *data = dev_get_drvdata(dev); int tmp; if (data->enable_dts & 2) tmp = 5; else tmp = 6; return sprintf(buf, "%d\n", tmp); } static ssize_t show_dts(struct device *dev, struct device_attribute *attr, char *buf) { struct sensor_device_attribute_2 *sensor_attr = to_sensor_dev_attr_2(attr); int index = sensor_attr->index; struct w83795_data *data = w83795_update_device(dev); long temp = temp_from_reg(data->dts[index]); temp += (data->dts_read_vrlsb[index] >> 6) * 250; return sprintf(buf, "%ld\n", temp); } static ssize_t show_dts_ext(struct device *dev, struct device_attribute *attr, char *buf) { struct sensor_device_attribute_2 *sensor_attr = to_sensor_dev_attr_2(attr); int nr = sensor_attr->nr; struct w83795_data *data = dev_get_drvdata(dev); long temp = temp_from_reg(data->dts_ext[nr]); return sprintf(buf, "%ld\n", temp); } static ssize_t store_dts_ext(struct device *dev, struct device_attribute *attr, const char *buf, size_t count) { struct sensor_device_attribute_2 *sensor_attr = to_sensor_dev_attr_2(attr); int nr = sensor_attr->nr; struct i2c_client *client = to_i2c_client(dev); struct w83795_data *data = i2c_get_clientdata(client); long tmp; if (kstrtol(buf, 10, &tmp) < 0) return -EINVAL; mutex_lock(&data->update_lock); data->dts_ext[nr] = temp_to_reg(tmp, -128, 127); w83795_write(client, W83795_REG_DTS_EXT(nr), data->dts_ext[nr]); mutex_unlock(&data->update_lock); return count; } static ssize_t show_temp_mode(struct device *dev, struct device_attribute *attr, char *buf) { struct w83795_data *data = dev_get_drvdata(dev); struct sensor_device_attribute_2 *sensor_attr = to_sensor_dev_attr_2(attr); int index = sensor_attr->index; int tmp; if (data->temp_mode & (1 << index)) tmp = 3; /* Thermal diode */ else tmp = 4; /* Thermistor */ return sprintf(buf, "%d\n", tmp); } /* Only for temp1-4 (temp5-6 can only be thermistor) */ static ssize_t store_temp_mode(struct device *dev, struct device_attribute *attr, const char *buf, size_t count) { struct i2c_client *client = to_i2c_client(dev); struct w83795_data *data = i2c_get_clientdata(client); struct sensor_device_attribute_2 *sensor_attr = to_sensor_dev_attr_2(attr); int index = sensor_attr->index; int reg_shift; unsigned long val; u8 tmp; if (kstrtoul(buf, 10, &val) < 0) return -EINVAL; if ((val != 4) && (val != 3)) return -EINVAL; mutex_lock(&data->update_lock); if (val == 3) { /* Thermal diode */ val = 0x01; data->temp_mode |= 1 << index; } else if (val == 4) { /* Thermistor */ val = 0x03; data->temp_mode &= ~(1 << index); } reg_shift = 2 * index; tmp = w83795_read(client, W83795_REG_TEMP_CTRL2); tmp &= ~(0x03 << reg_shift); tmp |= val << reg_shift; w83795_write(client, W83795_REG_TEMP_CTRL2, tmp); mutex_unlock(&data->update_lock); return count; } /* show/store VIN */ static ssize_t show_in(struct device *dev, struct device_attribute *attr, char *buf) { struct sensor_device_attribute_2 *sensor_attr = to_sensor_dev_attr_2(attr); int nr = sensor_attr->nr; int index = sensor_attr->index; struct w83795_data *data = w83795_update_device(dev); u16 val = data->in[index][nr]; u8 lsb_idx; switch (nr) { case IN_READ: /* calculate this value again by sensors as sensors3.conf */ if ((index >= 17) && !((data->has_gain >> (index - 17)) & 1)) val *= 8; break; case IN_MAX: case IN_LOW: lsb_idx = IN_LSB_SHIFT_IDX[index][IN_LSB_IDX]; val <<= 2; val |= (data->in_lsb[lsb_idx][nr] >> IN_LSB_SHIFT_IDX[index][IN_LSB_SHIFT]) & 0x03; if ((index >= 17) && !((data->has_gain >> (index - 17)) & 1)) val *= 8; break; } val = in_from_reg(index, val); return sprintf(buf, "%d\n", val); } static ssize_t store_in(struct device *dev, struct device_attribute *attr, const char *buf, size_t count) { struct sensor_device_attribute_2 *sensor_attr = to_sensor_dev_attr_2(attr); int nr = sensor_attr->nr; int index = sensor_attr->index; struct i2c_client *client = to_i2c_client(dev); struct w83795_data *data = i2c_get_clientdata(client); unsigned long val; u8 tmp; u8 lsb_idx; if (kstrtoul(buf, 10, &val) < 0) return -EINVAL; val = in_to_reg(index, val); if ((index >= 17) && !((data->has_gain >> (index - 17)) & 1)) val /= 8; val = clamp_val(val, 0, 0x3FF); mutex_lock(&data->update_lock); lsb_idx = IN_LSB_SHIFT_IDX[index][IN_LSB_IDX]; tmp = w83795_read(client, IN_LSB_REG(lsb_idx, nr)); tmp &= ~(0x03 << IN_LSB_SHIFT_IDX[index][IN_LSB_SHIFT]); tmp |= (val & 0x03) << IN_LSB_SHIFT_IDX[index][IN_LSB_SHIFT]; w83795_write(client, IN_LSB_REG(lsb_idx, nr), tmp); data->in_lsb[lsb_idx][nr] = tmp; tmp = (val >> 2) & 0xff; w83795_write(client, W83795_REG_IN[index][nr], tmp); data->in[index][nr] = tmp; mutex_unlock(&data->update_lock); return count; } #ifdef CONFIG_SENSORS_W83795_FANCTRL static ssize_t show_sf_setup(struct device *dev, struct device_attribute *attr, char *buf) { struct sensor_device_attribute_2 *sensor_attr = to_sensor_dev_attr_2(attr); int nr = sensor_attr->nr; struct w83795_data *data = w83795_update_pwm_config(dev); u16 val = data->setup_pwm[nr]; switch (nr) { case SETUP_PWM_UPTIME: case SETUP_PWM_DOWNTIME: val = time_from_reg(val); break; } return sprintf(buf, "%d\n", val); } static ssize_t store_sf_setup(struct device *dev, struct device_attribute *attr, const char *buf, size_t count) { struct sensor_device_attribute_2 *sensor_attr = to_sensor_dev_attr_2(attr); int nr = sensor_attr->nr; struct i2c_client *client = to_i2c_client(dev); struct w83795_data *data = i2c_get_clientdata(client); unsigned long val; if (kstrtoul(buf, 10, &val) < 0) return -EINVAL; switch (nr) { case SETUP_PWM_DEFAULT: val = clamp_val(val, 0, 0xff); break; case SETUP_PWM_UPTIME: case SETUP_PWM_DOWNTIME: val = time_to_reg(val); if (val == 0) return -EINVAL; break; } mutex_lock(&data->update_lock); data->setup_pwm[nr] = val; w83795_write(client, W83795_REG_SETUP_PWM(nr), val); mutex_unlock(&data->update_lock); return count; } #endif #define NOT_USED -1 /* * Don't change the attribute order, _max, _min and _beep are accessed by index * somewhere else in the code */ #define SENSOR_ATTR_IN(index) { \ SENSOR_ATTR_2(in##index##_input, S_IRUGO, show_in, NULL, \ IN_READ, index), \ SENSOR_ATTR_2(in##index##_max, S_IRUGO | S_IWUSR, show_in, \ store_in, IN_MAX, index), \ SENSOR_ATTR_2(in##index##_min, S_IRUGO | S_IWUSR, show_in, \ store_in, IN_LOW, index), \ SENSOR_ATTR_2(in##index##_alarm, S_IRUGO, show_alarm_beep, \ NULL, ALARM_STATUS, index + ((index > 14) ? 1 : 0)), \ SENSOR_ATTR_2(in##index##_beep, S_IWUSR | S_IRUGO, \ show_alarm_beep, store_beep, BEEP_ENABLE, \ index + ((index > 14) ? 1 : 0)) } /* * Don't change the attribute order, _beep is accessed by index * somewhere else in the code */ #define SENSOR_ATTR_FAN(index) { \ SENSOR_ATTR_2(fan##index##_input, S_IRUGO, show_fan, \ NULL, FAN_INPUT, index - 1), \ SENSOR_ATTR_2(fan##index##_min, S_IWUSR | S_IRUGO, \ show_fan, store_fan_min, FAN_MIN, index - 1), \ SENSOR_ATTR_2(fan##index##_alarm, S_IRUGO, show_alarm_beep, \ NULL, ALARM_STATUS, index + 31), \ SENSOR_ATTR_2(fan##index##_beep, S_IWUSR | S_IRUGO, \ show_alarm_beep, store_beep, BEEP_ENABLE, index + 31) } #define SENSOR_ATTR_PWM(index) { \ SENSOR_ATTR_2(pwm##index, S_IWUSR | S_IRUGO, show_pwm, \ store_pwm, PWM_OUTPUT, index - 1), \ SENSOR_ATTR_2(pwm##index##_enable, S_IWUSR | S_IRUGO, \ show_pwm_enable, store_pwm_enable, NOT_USED, index - 1), \ SENSOR_ATTR_2(pwm##index##_mode, S_IRUGO, \ show_pwm_mode, NULL, NOT_USED, index - 1), \ SENSOR_ATTR_2(pwm##index##_freq, S_IWUSR | S_IRUGO, \ show_pwm, store_pwm, PWM_FREQ, index - 1), \ SENSOR_ATTR_2(pwm##index##_nonstop, S_IWUSR | S_IRUGO, \ show_pwm, store_pwm, PWM_NONSTOP, index - 1), \ SENSOR_ATTR_2(pwm##index##_start, S_IWUSR | S_IRUGO, \ show_pwm, store_pwm, PWM_START, index - 1), \ SENSOR_ATTR_2(pwm##index##_stop_time, S_IWUSR | S_IRUGO, \ show_pwm, store_pwm, PWM_STOP_TIME, index - 1), \ SENSOR_ATTR_2(fan##index##_target, S_IWUSR | S_IRUGO, \ show_fanin, store_fanin, FANIN_TARGET, index - 1) } /* * Don't change the attribute order, _beep is accessed by index * somewhere else in the code */ #define SENSOR_ATTR_DTS(index) { \ SENSOR_ATTR_2(temp##index##_type, S_IRUGO , \ show_dts_mode, NULL, NOT_USED, index - 7), \ SENSOR_ATTR_2(temp##index##_input, S_IRUGO, show_dts, \ NULL, NOT_USED, index - 7), \ SENSOR_ATTR_2(temp##index##_crit, S_IRUGO | S_IWUSR, show_dts_ext, \ store_dts_ext, DTS_CRIT, NOT_USED), \ SENSOR_ATTR_2(temp##index##_crit_hyst, S_IRUGO | S_IWUSR, \ show_dts_ext, store_dts_ext, DTS_CRIT_HYST, NOT_USED), \ SENSOR_ATTR_2(temp##index##_max, S_IRUGO | S_IWUSR, show_dts_ext, \ store_dts_ext, DTS_WARN, NOT_USED), \ SENSOR_ATTR_2(temp##index##_max_hyst, S_IRUGO | S_IWUSR, \ show_dts_ext, store_dts_ext, DTS_WARN_HYST, NOT_USED), \ SENSOR_ATTR_2(temp##index##_alarm, S_IRUGO, \ show_alarm_beep, NULL, ALARM_STATUS, index + 17), \ SENSOR_ATTR_2(temp##index##_beep, S_IWUSR | S_IRUGO, \ show_alarm_beep, store_beep, BEEP_ENABLE, index + 17) } /* * Don't change the attribute order, _beep is accessed by index * somewhere else in the code */ #define SENSOR_ATTR_TEMP(index) { \ SENSOR_ATTR_2(temp##index##_type, S_IRUGO | (index < 5 ? S_IWUSR : 0), \ show_temp_mode, store_temp_mode, NOT_USED, index - 1), \ SENSOR_ATTR_2(temp##index##_input, S_IRUGO, show_temp, \ NULL, TEMP_READ, index - 1), \ SENSOR_ATTR_2(temp##index##_crit, S_IRUGO | S_IWUSR, show_temp, \ store_temp, TEMP_CRIT, index - 1), \ SENSOR_ATTR_2(temp##index##_crit_hyst, S_IRUGO | S_IWUSR, \ show_temp, store_temp, TEMP_CRIT_HYST, index - 1), \ SENSOR_ATTR_2(temp##index##_max, S_IRUGO | S_IWUSR, show_temp, \ store_temp, TEMP_WARN, index - 1), \ SENSOR_ATTR_2(temp##index##_max_hyst, S_IRUGO | S_IWUSR, \ show_temp, store_temp, TEMP_WARN_HYST, index - 1), \ SENSOR_ATTR_2(temp##index##_alarm, S_IRUGO, \ show_alarm_beep, NULL, ALARM_STATUS, \ index + (index > 4 ? 11 : 17)), \ SENSOR_ATTR_2(temp##index##_beep, S_IWUSR | S_IRUGO, \ show_alarm_beep, store_beep, BEEP_ENABLE, \ index + (index > 4 ? 11 : 17)), \ SENSOR_ATTR_2(temp##index##_pwm_enable, S_IWUSR | S_IRUGO, \ show_temp_pwm_enable, store_temp_pwm_enable, \ TEMP_PWM_ENABLE, index - 1), \ SENSOR_ATTR_2(temp##index##_auto_channels_pwm, S_IWUSR | S_IRUGO, \ show_temp_pwm_enable, store_temp_pwm_enable, \ TEMP_PWM_FAN_MAP, index - 1), \ SENSOR_ATTR_2(thermal_cruise##index, S_IWUSR | S_IRUGO, \ show_temp_pwm, store_temp_pwm, TEMP_PWM_TTTI, index - 1), \ SENSOR_ATTR_2(temp##index##_warn, S_IWUSR | S_IRUGO, \ show_temp_pwm, store_temp_pwm, TEMP_PWM_CTFS, index - 1), \ SENSOR_ATTR_2(temp##index##_warn_hyst, S_IWUSR | S_IRUGO, \ show_temp_pwm, store_temp_pwm, TEMP_PWM_HCT, index - 1), \ SENSOR_ATTR_2(temp##index##_operation_hyst, S_IWUSR | S_IRUGO, \ show_temp_pwm, store_temp_pwm, TEMP_PWM_HOT, index - 1), \ SENSOR_ATTR_2(temp##index##_auto_point1_pwm, S_IRUGO | S_IWUSR, \ show_sf4_pwm, store_sf4_pwm, 0, index - 1), \ SENSOR_ATTR_2(temp##index##_auto_point2_pwm, S_IRUGO | S_IWUSR, \ show_sf4_pwm, store_sf4_pwm, 1, index - 1), \ SENSOR_ATTR_2(temp##index##_auto_point3_pwm, S_IRUGO | S_IWUSR, \ show_sf4_pwm, store_sf4_pwm, 2, index - 1), \ SENSOR_ATTR_2(temp##index##_auto_point4_pwm, S_IRUGO | S_IWUSR, \ show_sf4_pwm, store_sf4_pwm, 3, index - 1), \ SENSOR_ATTR_2(temp##index##_auto_point5_pwm, S_IRUGO | S_IWUSR, \ show_sf4_pwm, store_sf4_pwm, 4, index - 1), \ SENSOR_ATTR_2(temp##index##_auto_point6_pwm, S_IRUGO | S_IWUSR, \ show_sf4_pwm, store_sf4_pwm, 5, index - 1), \ SENSOR_ATTR_2(temp##index##_auto_point7_pwm, S_IRUGO | S_IWUSR, \ show_sf4_pwm, store_sf4_pwm, 6, index - 1), \ SENSOR_ATTR_2(temp##index##_auto_point1_temp, S_IRUGO | S_IWUSR,\ show_sf4_temp, store_sf4_temp, 0, index - 1), \ SENSOR_ATTR_2(temp##index##_auto_point2_temp, S_IRUGO | S_IWUSR,\ show_sf4_temp, store_sf4_temp, 1, index - 1), \ SENSOR_ATTR_2(temp##index##_auto_point3_temp, S_IRUGO | S_IWUSR,\ show_sf4_temp, store_sf4_temp, 2, index - 1), \ SENSOR_ATTR_2(temp##index##_auto_point4_temp, S_IRUGO | S_IWUSR,\ show_sf4_temp, store_sf4_temp, 3, index - 1), \ SENSOR_ATTR_2(temp##index##_auto_point5_temp, S_IRUGO | S_IWUSR,\ show_sf4_temp, store_sf4_temp, 4, index - 1), \ SENSOR_ATTR_2(temp##index##_auto_point6_temp, S_IRUGO | S_IWUSR,\ show_sf4_temp, store_sf4_temp, 5, index - 1), \ SENSOR_ATTR_2(temp##index##_auto_point7_temp, S_IRUGO | S_IWUSR,\ show_sf4_temp, store_sf4_temp, 6, index - 1) } static struct sensor_device_attribute_2 w83795_in[][5] = { SENSOR_ATTR_IN(0), SENSOR_ATTR_IN(1), SENSOR_ATTR_IN(2), SENSOR_ATTR_IN(3), SENSOR_ATTR_IN(4), SENSOR_ATTR_IN(5), SENSOR_ATTR_IN(6), SENSOR_ATTR_IN(7), SENSOR_ATTR_IN(8), SENSOR_ATTR_IN(9), SENSOR_ATTR_IN(10), SENSOR_ATTR_IN(11), SENSOR_ATTR_IN(12), SENSOR_ATTR_IN(13), SENSOR_ATTR_IN(14), SENSOR_ATTR_IN(15), SENSOR_ATTR_IN(16), SENSOR_ATTR_IN(17), SENSOR_ATTR_IN(18), SENSOR_ATTR_IN(19), SENSOR_ATTR_IN(20), }; static const struct sensor_device_attribute_2 w83795_fan[][4] = { SENSOR_ATTR_FAN(1), SENSOR_ATTR_FAN(2), SENSOR_ATTR_FAN(3), SENSOR_ATTR_FAN(4), SENSOR_ATTR_FAN(5), SENSOR_ATTR_FAN(6), SENSOR_ATTR_FAN(7), SENSOR_ATTR_FAN(8), SENSOR_ATTR_FAN(9), SENSOR_ATTR_FAN(10), SENSOR_ATTR_FAN(11), SENSOR_ATTR_FAN(12), SENSOR_ATTR_FAN(13), SENSOR_ATTR_FAN(14), }; static const struct sensor_device_attribute_2 w83795_temp[][28] = { SENSOR_ATTR_TEMP(1), SENSOR_ATTR_TEMP(2), SENSOR_ATTR_TEMP(3), SENSOR_ATTR_TEMP(4), SENSOR_ATTR_TEMP(5), SENSOR_ATTR_TEMP(6), }; static const struct sensor_device_attribute_2 w83795_dts[][8] = { SENSOR_ATTR_DTS(7), SENSOR_ATTR_DTS(8), SENSOR_ATTR_DTS(9), SENSOR_ATTR_DTS(10), SENSOR_ATTR_DTS(11), SENSOR_ATTR_DTS(12), SENSOR_ATTR_DTS(13), SENSOR_ATTR_DTS(14), }; static const struct sensor_device_attribute_2 w83795_pwm[][8] = { SENSOR_ATTR_PWM(1), SENSOR_ATTR_PWM(2), SENSOR_ATTR_PWM(3), SENSOR_ATTR_PWM(4), SENSOR_ATTR_PWM(5), SENSOR_ATTR_PWM(6), SENSOR_ATTR_PWM(7), SENSOR_ATTR_PWM(8), }; static const struct sensor_device_attribute_2 w83795_tss[6] = { SENSOR_ATTR_2(temp1_source_sel, S_IWUSR | S_IRUGO, show_temp_src, store_temp_src, NOT_USED, 0), SENSOR_ATTR_2(temp2_source_sel, S_IWUSR | S_IRUGO, show_temp_src, store_temp_src, NOT_USED, 1), SENSOR_ATTR_2(temp3_source_sel, S_IWUSR | S_IRUGO, show_temp_src, store_temp_src, NOT_USED, 2), SENSOR_ATTR_2(temp4_source_sel, S_IWUSR | S_IRUGO, show_temp_src, store_temp_src, NOT_USED, 3), SENSOR_ATTR_2(temp5_source_sel, S_IWUSR | S_IRUGO, show_temp_src, store_temp_src, NOT_USED, 4), SENSOR_ATTR_2(temp6_source_sel, S_IWUSR | S_IRUGO, show_temp_src, store_temp_src, NOT_USED, 5), }; static const struct sensor_device_attribute_2 sda_single_files[] = { SENSOR_ATTR_2(intrusion0_alarm, S_IWUSR | S_IRUGO, show_alarm_beep, store_chassis_clear, ALARM_STATUS, 46), #ifdef CONFIG_SENSORS_W83795_FANCTRL SENSOR_ATTR_2(speed_cruise_tolerance, S_IWUSR | S_IRUGO, show_fanin, store_fanin, FANIN_TOL, NOT_USED), SENSOR_ATTR_2(pwm_default, S_IWUSR | S_IRUGO, show_sf_setup, store_sf_setup, SETUP_PWM_DEFAULT, NOT_USED), SENSOR_ATTR_2(pwm_uptime, S_IWUSR | S_IRUGO, show_sf_setup, store_sf_setup, SETUP_PWM_UPTIME, NOT_USED), SENSOR_ATTR_2(pwm_downtime, S_IWUSR | S_IRUGO, show_sf_setup, store_sf_setup, SETUP_PWM_DOWNTIME, NOT_USED), #endif }; static const struct sensor_device_attribute_2 sda_beep_files[] = { SENSOR_ATTR_2(intrusion0_beep, S_IWUSR | S_IRUGO, show_alarm_beep, store_beep, BEEP_ENABLE, 46), SENSOR_ATTR_2(beep_enable, S_IWUSR | S_IRUGO, show_alarm_beep, store_beep, BEEP_ENABLE, 47), }; /* * Driver interface */ static void w83795_init_client(struct i2c_client *client) { struct w83795_data *data = i2c_get_clientdata(client); static const u16 clkin[4] = { /* in kHz */ 14318, 24000, 33333, 48000 }; u8 config; if (reset) w83795_write(client, W83795_REG_CONFIG, 0x80); /* Start monitoring if needed */ config = w83795_read(client, W83795_REG_CONFIG); if (!(config & W83795_REG_CONFIG_START)) { dev_info(&client->dev, "Enabling monitoring operations\n"); w83795_write(client, W83795_REG_CONFIG, config | W83795_REG_CONFIG_START); } data->clkin = clkin[(config >> 3) & 0x3]; dev_dbg(&client->dev, "clkin = %u kHz\n", data->clkin); } static int w83795_get_device_id(struct i2c_client *client) { int device_id; device_id = i2c_smbus_read_byte_data(client, W83795_REG_DEVICEID); /* * Special case for rev. A chips; can't be checked first because later * revisions emulate this for compatibility */ if (device_id < 0 || (device_id & 0xf0) != 0x50) { int alt_id; alt_id = i2c_smbus_read_byte_data(client, W83795_REG_DEVICEID_A); if (alt_id == 0x50) device_id = alt_id; } return device_id; } /* Return 0 if detection is successful, -ENODEV otherwise */ static int w83795_detect(struct i2c_client *client, struct i2c_board_info *info) { int bank, vendor_id, device_id, expected, i2c_addr, config; struct i2c_adapter *adapter = client->adapter; unsigned short address = client->addr; const char *chip_name; if (!i2c_check_functionality(adapter, I2C_FUNC_SMBUS_BYTE_DATA)) return -ENODEV; bank = i2c_smbus_read_byte_data(client, W83795_REG_BANKSEL); if (bank < 0 || (bank & 0x7c)) { dev_dbg(&adapter->dev, "w83795: Detection failed at addr 0x%02hx, check %s\n", address, "bank"); return -ENODEV; } /* Check Nuvoton vendor ID */ vendor_id = i2c_smbus_read_byte_data(client, W83795_REG_VENDORID); expected = bank & 0x80 ? 0x5c : 0xa3; if (vendor_id != expected) { dev_dbg(&adapter->dev, "w83795: Detection failed at addr 0x%02hx, check %s\n", address, "vendor id"); return -ENODEV; } /* Check device ID */ device_id = w83795_get_device_id(client) | (i2c_smbus_read_byte_data(client, W83795_REG_CHIPID) << 8); if ((device_id >> 4) != 0x795) { dev_dbg(&adapter->dev, "w83795: Detection failed at addr 0x%02hx, check %s\n", address, "device id\n"); return -ENODEV; } /* * If Nuvoton chip, address of chip and W83795_REG_I2C_ADDR * should match */ if ((bank & 0x07) == 0) { i2c_addr = i2c_smbus_read_byte_data(client, W83795_REG_I2C_ADDR); if ((i2c_addr & 0x7f) != address) { dev_dbg(&adapter->dev, "w83795: Detection failed at addr 0x%02hx, " "check %s\n", address, "i2c addr"); return -ENODEV; } } /* * Check 795 chip type: 795G or 795ADG * Usually we don't write to chips during detection, but here we don't * quite have the choice; hopefully it's OK, we are about to return * success anyway */ if ((bank & 0x07) != 0) i2c_smbus_write_byte_data(client, W83795_REG_BANKSEL, bank & ~0x07); config = i2c_smbus_read_byte_data(client, W83795_REG_CONFIG); if (config & W83795_REG_CONFIG_CONFIG48) chip_name = "w83795adg"; else chip_name = "w83795g"; strscpy(info->type, chip_name, I2C_NAME_SIZE); dev_info(&adapter->dev, "Found %s rev. %c at 0x%02hx\n", chip_name, 'A' + (device_id & 0xf), address); return 0; } #ifdef CONFIG_SENSORS_W83795_FANCTRL #define NUM_PWM_ATTRIBUTES ARRAY_SIZE(w83795_pwm[0]) #define NUM_TEMP_ATTRIBUTES ARRAY_SIZE(w83795_temp[0]) #else #define NUM_PWM_ATTRIBUTES 4 #define NUM_TEMP_ATTRIBUTES 8 #endif static int w83795_handle_files(struct device *dev, int (*fn)(struct device *, const struct device_attribute *)) { struct w83795_data *data = dev_get_drvdata(dev); int err, i, j; for (i = 0; i < ARRAY_SIZE(w83795_in); i++) { if (!(data->has_in & (1 << i))) continue; for (j = 0; j < ARRAY_SIZE(w83795_in[0]); j++) { if (j == 4 && !data->enable_beep) continue; err = fn(dev, &w83795_in[i][j].dev_attr); if (err) return err; } } for (i = 0; i < ARRAY_SIZE(w83795_fan); i++) { if (!(data->has_fan & (1 << i))) continue; for (j = 0; j < ARRAY_SIZE(w83795_fan[0]); j++) { if (j == 3 && !data->enable_beep) continue; err = fn(dev, &w83795_fan[i][j].dev_attr); if (err) return err; } } for (i = 0; i < ARRAY_SIZE(w83795_tss); i++) { j = w83795_tss_useful(data, i); if (!j) continue; err = fn(dev, &w83795_tss[i].dev_attr); if (err) return err; } for (i = 0; i < ARRAY_SIZE(sda_single_files); i++) { err = fn(dev, &sda_single_files[i].dev_attr); if (err) return err; } if (data->enable_beep) { for (i = 0; i < ARRAY_SIZE(sda_beep_files); i++) { err = fn(dev, &sda_beep_files[i].dev_attr); if (err) return err; } } for (i = 0; i < data->has_pwm; i++) { for (j = 0; j < NUM_PWM_ATTRIBUTES; j++) { err = fn(dev, &w83795_pwm[i][j].dev_attr); if (err) return err; } } for (i = 0; i < ARRAY_SIZE(w83795_temp); i++) { if (!(data->has_temp & (1 << i))) continue; for (j = 0; j < NUM_TEMP_ATTRIBUTES; j++) { if (j == 7 && !data->enable_beep) continue; err = fn(dev, &w83795_temp[i][j].dev_attr); if (err) return err; } } if (data->enable_dts) { for (i = 0; i < ARRAY_SIZE(w83795_dts); i++) { if (!(data->has_dts & (1 << i))) continue; for (j = 0; j < ARRAY_SIZE(w83795_dts[0]); j++) { if (j == 7 && !data->enable_beep) continue; err = fn(dev, &w83795_dts[i][j].dev_attr); if (err) return err; } } } return 0; } /* We need a wrapper that fits in w83795_handle_files */ static int device_remove_file_wrapper(struct device *dev, const struct device_attribute *attr) { device_remove_file(dev, attr); return 0; } static void w83795_check_dynamic_in_limits(struct i2c_client *client) { struct w83795_data *data = i2c_get_clientdata(client); u8 vid_ctl; int i, err_max, err_min; vid_ctl = w83795_read(client, W83795_REG_VID_CTRL); /* Return immediately if VRM isn't configured */ if ((vid_ctl & 0x07) == 0x00 || (vid_ctl & 0x07) == 0x07) return; data->has_dyn_in = (vid_ctl >> 3) & 0x07; for (i = 0; i < 2; i++) { if (!(data->has_dyn_in & (1 << i))) continue; /* Voltage limits in dynamic mode, switch to read-only */ err_max = sysfs_chmod_file(&client->dev.kobj, &w83795_in[i][2].dev_attr.attr, S_IRUGO); err_min = sysfs_chmod_file(&client->dev.kobj, &w83795_in[i][3].dev_attr.attr, S_IRUGO); if (err_max || err_min) dev_warn(&client->dev, "Failed to set in%d limits read-only (%d, %d)\n", i, err_max, err_min); else dev_info(&client->dev, "in%d limits set dynamically from VID\n", i); } } /* Check pins that can be used for either temperature or voltage monitoring */ static void w83795_apply_temp_config(struct w83795_data *data, u8 config, int temp_chan, int in_chan) { /* config is a 2-bit value */ switch (config) { case 0x2: /* Voltage monitoring */ data->has_in |= 1 << in_chan; break; case 0x1: /* Thermal diode */ if (temp_chan >= 4) break; data->temp_mode |= 1 << temp_chan; fallthrough; case 0x3: /* Thermistor */ data->has_temp |= 1 << temp_chan; break; } } static int w83795_probe(struct i2c_client *client) { int i; u8 tmp; struct device *dev = &client->dev; struct w83795_data *data; int err; data = devm_kzalloc(dev, sizeof(struct w83795_data), GFP_KERNEL); if (!data) return -ENOMEM; i2c_set_clientdata(client, data); data->chip_type = (uintptr_t)i2c_get_match_data(client); data->bank = i2c_smbus_read_byte_data(client, W83795_REG_BANKSEL); mutex_init(&data->update_lock); /* Initialize the chip */ w83795_init_client(client); /* Check which voltages and fans are present */ data->has_in = w83795_read(client, W83795_REG_VOLT_CTRL1) | (w83795_read(client, W83795_REG_VOLT_CTRL2) << 8); data->has_fan = w83795_read(client, W83795_REG_FANIN_CTRL1) | (w83795_read(client, W83795_REG_FANIN_CTRL2) << 8); /* Check which analog temperatures and extra voltages are present */ tmp = w83795_read(client, W83795_REG_TEMP_CTRL1); if (tmp & 0x20) data->enable_dts = 1; w83795_apply_temp_config(data, (tmp >> 2) & 0x3, 5, 16); w83795_apply_temp_config(data, tmp & 0x3, 4, 15); tmp = w83795_read(client, W83795_REG_TEMP_CTRL2); w83795_apply_temp_config(data, tmp >> 6, 3, 20); w83795_apply_temp_config(data, (tmp >> 4) & 0x3, 2, 19); w83795_apply_temp_config(data, (tmp >> 2) & 0x3, 1, 18); w83795_apply_temp_config(data, tmp & 0x3, 0, 17); /* Check DTS enable status */ if (data->enable_dts) { if (1 & w83795_read(client, W83795_REG_DTSC)) data->enable_dts |= 2; data->has_dts = w83795_read(client, W83795_REG_DTSE); } /* Report PECI Tbase values */ if (data->enable_dts == 1) { for (i = 0; i < 8; i++) { if (!(data->has_dts & (1 << i))) continue; tmp = w83795_read(client, W83795_REG_PECI_TBASE(i)); dev_info(&client->dev, "PECI agent %d Tbase temperature: %u\n", i + 1, (unsigned int)tmp & 0x7f); } } data->has_gain = w83795_read(client, W83795_REG_VMIGB_CTRL) & 0x0f; /* pwm and smart fan */ if (data->chip_type == w83795g) data->has_pwm = 8; else data->has_pwm = 2; /* Check if BEEP pin is available */ if (data->chip_type == w83795g) { /* The W83795G has a dedicated BEEP pin */ data->enable_beep = 1; } else { /* * The W83795ADG has a shared pin for OVT# and BEEP, so you * can't have both */ tmp = w83795_read(client, W83795_REG_OVT_CFG); if ((tmp & OVT_CFG_SEL) == 0) data->enable_beep = 1; } err = w83795_handle_files(dev, device_create_file); if (err) goto exit_remove; if (data->chip_type == w83795g) w83795_check_dynamic_in_limits(client); data->hwmon_dev = hwmon_device_register(dev); if (IS_ERR(data->hwmon_dev)) { err = PTR_ERR(data->hwmon_dev); goto exit_remove; } return 0; exit_remove: w83795_handle_files(dev, device_remove_file_wrapper); return err; } static void w83795_remove(struct i2c_client *client) { struct w83795_data *data = i2c_get_clientdata(client); hwmon_device_unregister(data->hwmon_dev); w83795_handle_files(&client->dev, device_remove_file_wrapper); } static const struct i2c_device_id w83795_id[] = { { "w83795g", w83795g }, { "w83795adg", w83795adg }, { } }; MODULE_DEVICE_TABLE(i2c, w83795_id); static struct i2c_driver w83795_driver = { .driver = { .name = "w83795", }, .probe = w83795_probe, .remove = w83795_remove, .id_table = w83795_id, .class = I2C_CLASS_HWMON, .detect = w83795_detect, .address_list = normal_i2c, }; module_i2c_driver(w83795_driver); MODULE_AUTHOR("Wei Song, Jean Delvare <jdelvare@suse.de>"); MODULE_DESCRIPTION("W83795G/ADG hardware monitoring driver"); MODULE_LICENSE("GPL");
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with Cregit http://github.com/cregit/cregit
Version 2.0-RC1