Author | Tokens | Token Proportion | Commits | Commit Proportion |
---|---|---|---|---|
Larry Finger | 3326 | 99.85% | 8 | 80.00% |
Arnd Bergmann | 4 | 0.12% | 1 | 10.00% |
Ping-Ke Shih | 1 | 0.03% | 1 | 10.00% |
Total | 3331 | 10 |
/* SPDX-License-Identifier: GPL-2.0 */ /* Copyright(c) 2009-2014 Realtek Corporation.*/ #ifndef __RTL8723BE_TRX_H__ #define __RTL8723BE_TRX_H__ #define TX_DESC_SIZE 40 #define TX_DESC_AGGR_SUBFRAME_SIZE 32 #define RX_DESC_SIZE 32 #define RX_DRV_INFO_SIZE_UNIT 8 #define TX_DESC_NEXT_DESC_OFFSET 40 #define USB_HWDESC_HEADER_LEN 40 #define CRCLENGTH 4 static inline void set_tx_desc_pkt_size(__le32 *__pdesc, u32 __val) { le32p_replace_bits(__pdesc, __val, GENMASK(15, 0)); } static inline void set_tx_desc_offset(__le32 *__pdesc, u32 __val) { le32p_replace_bits(__pdesc, __val, GENMASK(23, 16)); } static inline void set_tx_desc_bmc(__le32 *__pdesc, u32 __val) { le32p_replace_bits(__pdesc, __val, BIT(24)); } static inline void set_tx_desc_htc(__le32 *__pdesc, u32 __val) { le32p_replace_bits(__pdesc, __val, BIT(25)); } static inline void set_tx_desc_last_seg(__le32 *__pdesc, u32 __val) { le32p_replace_bits(__pdesc, __val, BIT(26)); } static inline void set_tx_desc_first_seg(__le32 *__pdesc, u32 __val) { le32p_replace_bits(__pdesc, __val, BIT(27)); } static inline void set_tx_desc_linip(__le32 *__pdesc, u32 __val) { le32p_replace_bits(__pdesc, __val, BIT(28)); } static inline void set_tx_desc_own(__le32 *__pdesc, u32 __val) { le32p_replace_bits(__pdesc, __val, BIT(31)); } static inline u32 get_tx_desc_own(__le32 *__pdesc) { return le32_get_bits(*__pdesc, BIT(31)); } static inline void set_tx_desc_macid(__le32 *__pdesc, u32 __val) { le32p_replace_bits((__pdesc + 1), __val, GENMASK(6, 0)); } static inline void set_tx_desc_queue_sel(__le32 *__pdesc, u32 __val) { le32p_replace_bits((__pdesc + 1), __val, GENMASK(12, 8)); } static inline void set_tx_desc_rate_id(__le32 *__pdesc, u32 __val) { le32p_replace_bits((__pdesc + 1), __val, GENMASK(20, 16)); } static inline void set_tx_desc_sec_type(__le32 *__pdesc, u32 __val) { le32p_replace_bits((__pdesc + 1), __val, GENMASK(23, 22)); } static inline void set_tx_desc_pkt_offset(__le32 *__pdesc, u32 __val) { le32p_replace_bits((__pdesc + 1), __val, GENMASK(28, 24)); } static inline void set_tx_desc_agg_enable(__le32 *__pdesc, u32 __val) { le32p_replace_bits((__pdesc + 2), __val, BIT(12)); } static inline void set_tx_desc_rdg_enable(__le32 *__pdesc, u32 __val) { le32p_replace_bits((__pdesc + 2), __val, BIT(13)); } static inline void set_tx_desc_more_frag(__le32 *__pdesc, u32 __val) { le32p_replace_bits((__pdesc + 2), __val, BIT(17)); } static inline void set_tx_desc_ampdu_density(__le32 *__pdesc, u32 __val) { le32p_replace_bits((__pdesc + 2), __val, GENMASK(22, 20)); } static inline void set_tx_desc_hwseq_sel(__le32 *__pdesc, u32 __val) { le32p_replace_bits((__pdesc + 3), __val, GENMASK(7, 6)); } static inline void set_tx_desc_use_rate(__le32 *__pdesc, u32 __val) { le32p_replace_bits((__pdesc + 3), __val, BIT(8)); } static inline void set_tx_desc_disable_fb(__le32 *__pdesc, u32 __val) { le32p_replace_bits((__pdesc + 3), __val, BIT(10)); } static inline void set_tx_desc_cts2self(__le32 *__pdesc, u32 __val) { le32p_replace_bits((__pdesc + 3), __val, BIT(11)); } static inline void set_tx_desc_rts_enable(__le32 *__pdesc, u32 __val) { le32p_replace_bits((__pdesc + 3), __val, BIT(12)); } static inline void set_tx_desc_hw_rts_enable(__le32 *__pdesc, u32 __val) { le32p_replace_bits((__pdesc + 3), __val, BIT(13)); } static inline void set_tx_desc_nav_use_hdr(__le32 *__pdesc, u32 __val) { le32p_replace_bits((__pdesc + 3), __val, BIT(15)); } static inline void set_tx_desc_max_agg_num(__le32 *__pdesc, u32 __val) { le32p_replace_bits((__pdesc + 3), __val, GENMASK(21, 17)); } static inline void set_tx_desc_tx_rate(__le32 *__pdesc, u32 __val) { le32p_replace_bits((__pdesc + 4), __val, GENMASK(6, 0)); } static inline void set_tx_desc_data_rate_fb_limit(__le32 *__pdesc, u32 __val) { le32p_replace_bits((__pdesc + 4), __val, GENMASK(12, 8)); } static inline void set_tx_desc_rts_rate_fb_limit(__le32 *__pdesc, u32 __val) { le32p_replace_bits((__pdesc + 4), __val, GENMASK(16, 13)); } static inline void set_tx_desc_rts_rate(__le32 *__pdesc, u32 __val) { le32p_replace_bits((__pdesc + 4), __val, GENMASK(28, 24)); } static inline void set_tx_desc_tx_sub_carrier(__le32 *__pdesc, u32 __val) { le32p_replace_bits((__pdesc + 5), __val, GENMASK(3, 0)); } static inline void set_tx_desc_data_shortgi(__le32 *__pdesc, u32 __val) { le32p_replace_bits((__pdesc + 5), __val, BIT(4)); } static inline void set_tx_desc_data_bw(__le32 *__pdesc, u32 __val) { le32p_replace_bits((__pdesc + 5), __val, GENMASK(6, 5)); } static inline void set_tx_desc_rts_short(__le32 *__pdesc, u32 __val) { le32p_replace_bits((__pdesc + 5), __val, BIT(12)); } static inline void set_tx_desc_rts_sc(__le32 *__pdesc, u32 __val) { le32p_replace_bits((__pdesc + 5), __val, GENMASK(16, 13)); } static inline void set_tx_desc_tx_buffer_size(__le32 *__pdesc, u32 __val) { le32p_replace_bits((__pdesc + 7), __val, GENMASK(15, 0)); } static inline void set_tx_desc_hwseq_en(__le32 *__pdesc, u32 __val) { le32p_replace_bits((__pdesc + 8), __val, BIT(15)); } static inline void set_tx_desc_seq(__le32 *__pdesc, u32 __val) { le32p_replace_bits((__pdesc + 9), __val, GENMASK(23, 12)); } static inline void set_tx_desc_tx_buffer_address(__le32 *__pdesc, u32 __val) { *(__pdesc + 10) = cpu_to_le32(__val); } static inline u32 get_tx_desc_tx_buffer_address(__le32 *__pdesc) { return le32_to_cpu(*((__pdesc + 10))); } static inline void set_tx_desc_next_desc_address(__le32 *__pdesc, u32 __val) { *(__pdesc + 12) = cpu_to_le32(__val); } static inline u32 get_rx_desc_pkt_len(__le32 *__pdesc) { return le32_get_bits(*__pdesc, GENMASK(13, 0)); } static inline u32 get_rx_desc_crc32(__le32 *__pdesc) { return le32_get_bits(*__pdesc, BIT(14)); } static inline u32 get_rx_desc_icv(__le32 *__pdesc) { return le32_get_bits(*__pdesc, BIT(15)); } static inline u32 get_rx_desc_drv_info_size(__le32 *__pdesc) { return le32_get_bits(*__pdesc, GENMASK(19, 16)); } static inline u32 get_rx_desc_shift(__le32 *__pdesc) { return le32_get_bits(*__pdesc, GENMASK(25, 24)); } static inline u32 get_rx_desc_physt(__le32 *__pdesc) { return le32_get_bits(*__pdesc, BIT(26)); } static inline u32 get_rx_desc_swdec(__le32 *__pdesc) { return le32_get_bits(*__pdesc, BIT(27)); } static inline u32 get_rx_desc_own(__le32 *__pdesc) { return le32_get_bits(*__pdesc, BIT(31)); } static inline void set_rx_desc_pkt_len(__le32 *__pdesc, u32 __val) { le32p_replace_bits(__pdesc, __val, GENMASK(13, 0)); } static inline void set_rx_desc_eor(__le32 *__pdesc, u32 __val) { le32p_replace_bits(__pdesc, __val, BIT(30)); } static inline void set_rx_desc_own(__le32 *__pdesc, u32 __val) { le32p_replace_bits(__pdesc, __val, BIT(31)); } static inline u32 get_rx_desc_macid(__le32 *__pdesc) { return le32_get_bits(*(__pdesc + 1), GENMASK(6, 0)); } static inline u32 get_rx_desc_paggr(__le32 *__pdesc) { return le32_get_bits(*(__pdesc + 1), BIT(15)); } static inline u32 get_rx_status_desc_rpt_sel(__le32 *__pdesc) { return le32_get_bits(*(__pdesc + 2), BIT(28)); } static inline u32 get_rx_desc_rxmcs(__le32 *__pdesc) { return le32_get_bits(*(__pdesc + 3), GENMASK(6, 0)); } static inline u32 get_rx_desc_rxht(__le32 *__pdesc) { return le32_get_bits(*(__pdesc + 3), BIT(6)); } static inline u32 get_rx_status_desc_pattern_match(__le32 *__pdesc) { return le32_get_bits(*(__pdesc + 3), BIT(29)); } static inline u32 get_rx_status_desc_unicast_match(__le32 *__pdesc) { return le32_get_bits(*(__pdesc + 3), BIT(30)); } static inline u32 get_rx_status_desc_magic_match(__le32 *__pdesc) { return le32_get_bits(*(__pdesc + 3), BIT(31)); } static inline u32 get_rx_desc_splcp(__le32 *__pdesc) { return le32_get_bits(*(__pdesc + 4), BIT(0)); } static inline u32 get_rx_desc_bw(__le32 *__pdesc) { return le32_get_bits(*(__pdesc + 4), GENMASK(5, 4)); } static inline u32 get_rx_desc_tsfl(__le32 *__pdesc) { return le32_to_cpu(*((__pdesc + 5))); } static inline u32 get_rx_desc_buff_addr(__le32 *__pdesc) { return le32_to_cpu(*((__pdesc + 6))); } static inline void set_rx_desc_buff_addr(__le32 *__pdesc, u32 __val) { *(__pdesc + 6) = cpu_to_le32(__val); } /* TX report 2 format in Rx desc*/ static inline u32 get_rx_rpt2_desc_macid_valid_1(__le32 *__rxstatusdesc) { return le32_to_cpu(*((__rxstatusdesc + 4))); } static inline u32 get_rx_rpt2_desc_macid_valid_2(__le32 *__rxstatusdesc) { return le32_to_cpu(*((__rxstatusdesc + 5))); } static inline void set_earlymode_pktnum(__le32 *__paddr, u32 __value) { le32p_replace_bits(__paddr, __value, GENMASK(3, 0)); } static inline void set_earlymode_len0(__le32 *__paddr, u32 __value) { le32p_replace_bits(__paddr, __value, GENMASK(15, 4)); } static inline void set_earlymode_len1(__le32 *__paddr, u32 __value) { le32p_replace_bits(__paddr, __value, GENMASK(27, 16)); } static inline void set_earlymode_len2_1(__le32 *__paddr, u32 __value) { le32p_replace_bits(__paddr, __value, GENMASK(31, 28)); } static inline void set_earlymode_len2_2(__le32 *__paddr, u32 __value) { le32p_replace_bits((__paddr + 1), __value, GENMASK(7, 0)); } static inline void set_earlymode_len3(__le32 *__paddr, u32 __value) { le32p_replace_bits((__paddr + 1), __value, GENMASK(19, 8)); } static inline void set_earlymode_len4(__le32 *__paddr, u32 __value) { le32p_replace_bits((__paddr + 1), __value, GENMASK(31, 20)); } static inline void clear_pci_tx_desc_content(__le32 *__pdesc, u32 _size) { if (_size > TX_DESC_NEXT_DESC_OFFSET) memset(__pdesc, 0, TX_DESC_NEXT_DESC_OFFSET); else memset(__pdesc, 0, _size); } struct phy_rx_agc_info_t { #ifdef __LITTLE_ENDIAN u8 gain:7, trsw:1; #else u8 trsw:1, gain:7; #endif }; struct phy_status_rpt { struct phy_rx_agc_info_t path_agc[2]; u8 ch_corr[2]; u8 cck_sig_qual_ofdm_pwdb_all; u8 cck_agc_rpt_ofdm_cfosho_a; u8 cck_rpt_b_ofdm_cfosho_b; u8 rsvd_1;/* ch_corr_msb; */ u8 noise_power_db_msb; s8 path_cfotail[2]; u8 pcts_mask[2]; s8 stream_rxevm[2]; u8 path_rxsnr[2]; u8 noise_power_db_lsb; u8 rsvd_2[3]; u8 stream_csi[2]; u8 stream_target_csi[2]; u8 sig_evm; u8 rsvd_3; #ifdef __LITTLE_ENDIAN u8 antsel_rx_keep_2:1; /*ex_intf_flg:1;*/ u8 sgi_en:1; u8 rxsc:2; u8 idle_long:1; u8 r_ant_train_en:1; u8 ant_sel_b:1; u8 ant_sel:1; #else /* _BIG_ENDIAN_ */ u8 ant_sel:1; u8 ant_sel_b:1; u8 r_ant_train_en:1; u8 idle_long:1; u8 rxsc:2; u8 sgi_en:1; u8 antsel_rx_keep_2:1; /*ex_intf_flg:1;*/ #endif } __packed; struct rx_fwinfo_8723be { u8 gain_trsw[2]; u16 chl_num:10; u16 sub_chnl:4; u16 r_rfmod:2; u8 pwdb_all; u8 cfosho[4]; u8 cfotail[4]; s8 rxevm[2]; s8 rxsnr[2]; u8 pcts_msk_rpt[2]; u8 pdsnr[2]; u8 csi_current[2]; u8 rx_gain_c; u8 rx_gain_d; u8 sigevm; u8 resvd_0; u8 antidx_anta:3; u8 antidx_antb:3; u8 resvd_1:2; } __packed; struct tx_desc_8723be { u32 pktsize:16; u32 offset:8; u32 bmc:1; u32 htc:1; u32 lastseg:1; u32 firstseg:1; u32 linip:1; u32 noacm:1; u32 gf:1; u32 own:1; u32 macid:6; u32 rsvd0:2; u32 queuesel:5; u32 rd_nav_ext:1; u32 lsig_txop_en:1; u32 pifs:1; u32 rateid:4; u32 nav_usehdr:1; u32 en_descid:1; u32 sectype:2; u32 pktoffset:8; u32 rts_rc:6; u32 data_rc:6; u32 agg_en:1; u32 rdg_en:1; u32 bar_retryht:2; u32 agg_break:1; u32 morefrag:1; u32 raw:1; u32 ccx:1; u32 ampdudensity:3; u32 bt_int:1; u32 ant_sela:1; u32 ant_selb:1; u32 txant_cck:2; u32 txant_l:2; u32 txant_ht:2; u32 nextheadpage:8; u32 tailpage:8; u32 seq:12; u32 cpu_handle:1; u32 tag1:1; u32 trigger_int:1; u32 hwseq_en:1; u32 rtsrate:5; u32 apdcfe:1; u32 qos:1; u32 hwseq_ssn:1; u32 userrate:1; u32 dis_rtsfb:1; u32 dis_datafb:1; u32 cts2self:1; u32 rts_en:1; u32 hwrts_en:1; u32 portid:1; u32 pwr_status:3; u32 waitdcts:1; u32 cts2ap_en:1; u32 txsc:2; u32 stbc:2; u32 txshort:1; u32 txbw:1; u32 rtsshort:1; u32 rtsbw:1; u32 rtssc:2; u32 rtsstbc:2; u32 txrate:6; u32 shortgi:1; u32 ccxt:1; u32 txrate_fb_lmt:5; u32 rtsrate_fb_lmt:4; u32 retrylmt_en:1; u32 txretrylmt:6; u32 usb_txaggnum:8; u32 txagca:5; u32 txagcb:5; u32 usemaxlen:1; u32 maxaggnum:5; u32 mcsg1maxlen:4; u32 mcsg2maxlen:4; u32 mcsg3maxlen:4; u32 mcs7sgimaxlen:4; u32 txbuffersize:16; u32 sw_offset30:8; u32 sw_offset31:4; u32 rsvd1:1; u32 antsel_c:1; u32 null_0:1; u32 null_1:1; u32 txbuffaddr; u32 txbufferaddr64; u32 nextdescaddress; u32 nextdescaddress64; u32 reserve_pass_pcie_mm_limit[4]; } __packed; struct rx_desc_8723be { u32 length:14; u32 crc32:1; u32 icverror:1; u32 drv_infosize:4; u32 security:3; u32 qos:1; u32 shift:2; u32 phystatus:1; u32 swdec:1; u32 lastseg:1; u32 firstseg:1; u32 eor:1; u32 own:1; u32 macid:6; u32 tid:4; u32 hwrsvd:5; u32 paggr:1; u32 faggr:1; u32 a1_fit:4; u32 a2_fit:4; u32 pam:1; u32 pwr:1; u32 moredata:1; u32 morefrag:1; u32 type:2; u32 mc:1; u32 bc:1; u32 seq:12; u32 frag:4; u32 nextpktlen:14; u32 nextind:1; u32 rsvd:1; u32 rxmcs:6; u32 rxht:1; u32 amsdu:1; u32 splcp:1; u32 bandwidth:1; u32 htc:1; u32 tcpchk_rpt:1; u32 ipcchk_rpt:1; u32 tcpchk_valid:1; u32 hwpcerr:1; u32 hwpcind:1; u32 iv0:16; u32 iv1; u32 tsfl; u32 bufferaddress; u32 bufferaddress64; } __packed; void rtl8723be_tx_fill_desc(struct ieee80211_hw *hw, struct ieee80211_hdr *hdr, u8 *pdesc_tx, u8 *txbd, struct ieee80211_tx_info *info, struct ieee80211_sta *sta, struct sk_buff *skb, u8 hw_queue, struct rtl_tcb_desc *ptcb_desc); bool rtl8723be_rx_query_desc(struct ieee80211_hw *hw, struct rtl_stats *status, struct ieee80211_rx_status *rx_status, u8 *pdesc, struct sk_buff *skb); void rtl8723be_set_desc(struct ieee80211_hw *hw, u8 *pdesc, bool istx, u8 desc_name, u8 *val); u64 rtl8723be_get_desc(struct ieee80211_hw *hw, u8 *pdesc, bool istx, u8 desc_name); bool rtl8723be_is_tx_desc_closed(struct ieee80211_hw *hw, u8 hw_queue, u16 index); void rtl8723be_tx_polling(struct ieee80211_hw *hw, u8 hw_queue); void rtl8723be_tx_fill_cmddesc(struct ieee80211_hw *hw, u8 *pdesc, struct sk_buff *skb); #endif
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with Cregit http://github.com/cregit/cregit
Version 2.0-RC1