| Author | Tokens | Token Proportion | Commits | Commit Proportion |
|---|---|---|---|---|
| Janice M. Girouard | 8022 | 91.68% | 1 | 1.92% |
| Jiri Slaby | 304 | 3.47% | 10 | 19.23% |
| Dan Carpenter | 96 | 1.10% | 1 | 1.92% |
| Alan Cox | 71 | 0.81% | 6 | 11.54% |
| Christophe Jaillet | 50 | 0.57% | 1 | 1.92% |
| Greg Kroah-Hartman | 43 | 0.49% | 4 | 7.69% |
| Al Viro | 36 | 0.41% | 1 | 1.92% |
| Thomas Gleixner | 18 | 0.21% | 2 | 3.85% |
| Jiri Slaby (SUSE) | 16 | 0.18% | 1 | 1.92% |
| Ben Hutchings | 15 | 0.17% | 1 | 1.92% |
| Wendy Xiong | 15 | 0.17% | 2 | 3.85% |
| Olaf Hering | 14 | 0.16% | 1 | 1.92% |
| Breno Leitão | 8 | 0.09% | 3 | 5.77% |
| Peter Korsgaard | 7 | 0.08% | 1 | 1.92% |
| Julia Lawall | 7 | 0.08% | 1 | 1.92% |
| Jingoo Han | 5 | 0.06% | 1 | 1.92% |
| Zheng Yongjun | 4 | 0.05% | 1 | 1.92% |
| Huang Guobin | 3 | 0.03% | 1 | 1.92% |
| Timur Tabi | 3 | 0.03% | 1 | 1.92% |
| Adrian Bunk | 2 | 0.02% | 1 | 1.92% |
| Linus Torvalds | 1 | 0.01% | 1 | 1.92% |
| Masanari Iida | 1 | 0.01% | 1 | 1.92% |
| Takashi Iwai | 1 | 0.01% | 1 | 1.92% |
| Ilpo Järvinen | 1 | 0.01% | 1 | 1.92% |
| Lucas De Marchi | 1 | 0.01% | 1 | 1.92% |
| Burman Yan | 1 | 0.01% | 1 | 1.92% |
| Roel Kluin | 1 | 0.01% | 1 | 1.92% |
| Arjan van de Ven | 1 | 0.01% | 1 | 1.92% |
| Bhumika Goyal | 1 | 0.01% | 1 | 1.92% |
| Zihao Tang | 1 | 0.01% | 1 | 1.92% |
| Thomas Hisch | 1 | 0.01% | 1 | 1.92% |
| Total | 8750 | 52 |
// SPDX-License-Identifier: GPL-2.0+ /* * icom.c * * Copyright (C) 2001 IBM Corporation. All rights reserved. * * Serial device driver. * * Based on code from serial.c */ #include <linux/module.h> #include <linux/kernel.h> #include <linux/errno.h> #include <linux/signal.h> #include <linux/timer.h> #include <linux/interrupt.h> #include <linux/tty.h> #include <linux/termios.h> #include <linux/fs.h> #include <linux/tty_flip.h> #include <linux/serial.h> #include <linux/serial_core.h> #include <linux/serial_reg.h> #include <linux/major.h> #include <linux/string.h> #include <linux/fcntl.h> #include <linux/ptrace.h> #include <linux/ioport.h> #include <linux/mm.h> #include <linux/slab.h> #include <linux/init.h> #include <linux/delay.h> #include <linux/pci.h> #include <linux/vmalloc.h> #include <linux/smp.h> #include <linux/spinlock.h> #include <linux/kref.h> #include <linux/firmware.h> #include <linux/bitops.h> #include <linux/io.h> #include <asm/irq.h> #include <linux/uaccess.h> /*#define ICOM_TRACE enable port trace capabilities */ #define ICOM_DRIVER_NAME "icom" #define NR_PORTS 128 static const unsigned int icom_acfg_baud[] = { 300, 600, 900, 1200, 1800, 2400, 3600, 4800, 7200, 9600, 14400, 19200, 28800, 38400, 57600, 76800, 115200, 153600, 230400, 307200, 460800, }; #define BAUD_TABLE_LIMIT (ARRAY_SIZE(icom_acfg_baud) - 1) struct icom_regs { u32 control; /* Adapter Control Register */ u32 interrupt; /* Adapter Interrupt Register */ u32 int_mask; /* Adapter Interrupt Mask Reg */ u32 int_pri; /* Adapter Interrupt Priority r */ u32 int_reg_b; /* Adapter non-masked Interrupt */ u32 resvd01; u32 resvd02; u32 resvd03; u32 control_2; /* Adapter Control Register 2 */ u32 interrupt_2; /* Adapter Interrupt Register 2 */ u32 int_mask_2; /* Adapter Interrupt Mask 2 */ u32 int_pri_2; /* Adapter Interrupt Prior 2 */ u32 int_reg_2b; /* Adapter non-masked 2 */ }; struct func_dram { u32 reserved[108]; /* 0-1B0 reserved by personality code */ u32 RcvStatusAddr; /* 1B0-1B3 Status Address for Next rcv */ u8 RcvStnAddr; /* 1B4 Receive Station Addr */ u8 IdleState; /* 1B5 Idle State */ u8 IdleMonitor; /* 1B6 Idle Monitor */ u8 FlagFillIdleTimer; /* 1B7 Flag Fill Idle Timer */ u32 XmitStatusAddr; /* 1B8-1BB Transmit Status Address */ u8 StartXmitCmd; /* 1BC Start Xmit Command */ u8 HDLCConfigReg; /* 1BD Reserved */ u8 CauseCode; /* 1BE Cause code for fatal error */ u8 xchar; /* 1BF High priority send */ u32 reserved3; /* 1C0-1C3 Reserved */ u8 PrevCmdReg; /* 1C4 Reserved */ u8 CmdReg; /* 1C5 Command Register */ u8 async_config2; /* 1C6 Async Config Byte 2 */ u8 async_config3; /* 1C7 Async Config Byte 3 */ u8 dce_resvd[20]; /* 1C8-1DB DCE Rsvd */ u8 dce_resvd21; /* 1DC DCE Rsvd (21st byte */ u8 misc_flags; /* 1DD misc flags */ #define V2_HARDWARE 0x40 #define ICOM_HDW_ACTIVE 0x01 u8 call_length; /* 1DE Phone #/CFI buff ln */ u8 call_length2; /* 1DF Upper byte (unused) */ u32 call_addr; /* 1E0-1E3 Phn #/CFI buff addr */ u16 timer_value; /* 1E4-1E5 general timer value */ u8 timer_command; /* 1E6 general timer cmd */ u8 dce_command; /* 1E7 dce command reg */ u8 dce_cmd_status; /* 1E8 dce command stat */ u8 x21_r1_ioff; /* 1E9 dce ready counter */ u8 x21_r0_ioff; /* 1EA dce not ready ctr */ u8 x21_ralt_ioff; /* 1EB dce CNR counter */ u8 x21_r1_ion; /* 1EC dce ready I on ctr */ u8 rsvd_ier; /* 1ED Rsvd for IER (if ne */ u8 ier; /* 1EE Interrupt Enable */ u8 isr; /* 1EF Input Signal Reg */ u8 osr; /* 1F0 Output Signal Reg */ u8 reset; /* 1F1 Reset/Reload Reg */ u8 disable; /* 1F2 Disable Reg */ u8 sync; /* 1F3 Sync Reg */ u8 error_stat; /* 1F4 Error Status */ u8 cable_id; /* 1F5 Cable ID */ u8 cs_length; /* 1F6 CS Load Length */ u8 mac_length; /* 1F7 Mac Load Length */ u32 cs_load_addr; /* 1F8-1FB Call Load PCI Addr */ u32 mac_load_addr; /* 1FC-1FF Mac Load PCI Addr */ }; /* * adapter defines and structures */ #define ICOM_CONTROL_START_A 0x00000008 #define ICOM_CONTROL_STOP_A 0x00000004 #define ICOM_CONTROL_START_B 0x00000002 #define ICOM_CONTROL_STOP_B 0x00000001 #define ICOM_CONTROL_START_C 0x00000008 #define ICOM_CONTROL_STOP_C 0x00000004 #define ICOM_CONTROL_START_D 0x00000002 #define ICOM_CONTROL_STOP_D 0x00000001 #define ICOM_IRAM_OFFSET 0x1000 #define ICOM_IRAM_SIZE 0x0C00 #define ICOM_DCE_IRAM_OFFSET 0x0A00 #define ICOM_CABLE_ID_VALID 0x01 #define ICOM_CABLE_ID_MASK 0xF0 #define ICOM_DISABLE 0x80 #define CMD_XMIT_RCV_ENABLE 0xC0 #define CMD_XMIT_ENABLE 0x40 #define CMD_RCV_DISABLE 0x00 #define CMD_RCV_ENABLE 0x80 #define CMD_RESTART 0x01 #define CMD_HOLD_XMIT 0x02 #define CMD_SND_BREAK 0x04 #define RS232_CABLE 0x06 #define V24_CABLE 0x0E #define V35_CABLE 0x0C #define V36_CABLE 0x02 #define NO_CABLE 0x00 #define START_DOWNLOAD 0x80 #define ICOM_INT_MASK_PRC_A 0x00003FFF #define ICOM_INT_MASK_PRC_B 0x3FFF0000 #define ICOM_INT_MASK_PRC_C 0x00003FFF #define ICOM_INT_MASK_PRC_D 0x3FFF0000 #define INT_RCV_COMPLETED 0x1000 #define INT_XMIT_COMPLETED 0x2000 #define INT_IDLE_DETECT 0x0800 #define INT_RCV_DISABLED 0x0400 #define INT_XMIT_DISABLED 0x0200 #define INT_RCV_XMIT_SHUTDOWN 0x0100 #define INT_FATAL_ERROR 0x0080 #define INT_CABLE_PULL 0x0020 #define INT_SIGNAL_CHANGE 0x0010 #define HDLC_PPP_PURE_ASYNC 0x02 #define HDLC_FF_FILL 0x00 #define HDLC_HDW_FLOW 0x01 #define START_XMIT 0x80 #define ICOM_ACFG_DRIVE1 0x20 #define ICOM_ACFG_NO_PARITY 0x00 #define ICOM_ACFG_PARITY_ENAB 0x02 #define ICOM_ACFG_PARITY_ODD 0x01 #define ICOM_ACFG_8BPC 0x00 #define ICOM_ACFG_7BPC 0x04 #define ICOM_ACFG_6BPC 0x08 #define ICOM_ACFG_5BPC 0x0C #define ICOM_ACFG_1STOP_BIT 0x00 #define ICOM_ACFG_2STOP_BIT 0x10 #define ICOM_DTR 0x80 #define ICOM_RTS 0x40 #define ICOM_RI 0x08 #define ICOM_DSR 0x80 #define ICOM_DCD 0x20 #define ICOM_CTS 0x40 #define NUM_XBUFFS 1 #define NUM_RBUFFS 2 #define RCV_BUFF_SZ 0x0200 #define XMIT_BUFF_SZ 0x1000 struct statusArea { /**********************************************/ /* Transmit Status Area */ /**********************************************/ struct xmit_status_area{ __le32 leNext; /* Next entry in Little Endian on Adapter */ __le32 leNextASD; __le32 leBuffer; /* Buffer for entry in LE for Adapter */ __le16 leLengthASD; __le16 leOffsetASD; __le16 leLength; /* Length of data in segment */ __le16 flags; #define SA_FLAGS_DONE 0x0080 /* Done with Segment */ #define SA_FLAGS_CONTINUED 0x8000 /* More Segments */ #define SA_FLAGS_IDLE 0x4000 /* Mark IDLE after frm */ #define SA_FLAGS_READY_TO_XMIT 0x0800 #define SA_FLAGS_STAT_MASK 0x007F } xmit[NUM_XBUFFS]; /**********************************************/ /* Receive Status Area */ /**********************************************/ struct { __le32 leNext; /* Next entry in Little Endian on Adapter */ __le32 leNextASD; __le32 leBuffer; /* Buffer for entry in LE for Adapter */ __le16 WorkingLength; /* size of segment */ __le16 reserv01; __le16 leLength; /* Length of data in segment */ __le16 flags; #define SA_FL_RCV_DONE 0x0010 /* Data ready */ #define SA_FLAGS_OVERRUN 0x0040 #define SA_FLAGS_PARITY_ERROR 0x0080 #define SA_FLAGS_FRAME_ERROR 0x0001 #define SA_FLAGS_FRAME_TRUNC 0x0002 #define SA_FLAGS_BREAK_DET 0x0004 /* set conditionally by device driver, not hardware */ #define SA_FLAGS_RCV_MASK 0xFFE6 } rcv[NUM_RBUFFS]; }; struct icom_adapter; #define ICOM_MAJOR 243 #define ICOM_MINOR_START 0 struct icom_port { struct uart_port uart_port; unsigned char cable_id; unsigned char read_status_mask; unsigned char ignore_status_mask; void __iomem * int_reg; struct icom_regs __iomem *global_reg; struct func_dram __iomem *dram; int port; struct statusArea *statStg; dma_addr_t statStg_pci; __le32 *xmitRestart; dma_addr_t xmitRestart_pci; unsigned char *xmit_buf; dma_addr_t xmit_buf_pci; unsigned char *recv_buf; dma_addr_t recv_buf_pci; int next_rcv; int status; #define ICOM_PORT_ACTIVE 1 /* Port exists. */ #define ICOM_PORT_OFF 0 /* Port does not exist. */ struct icom_adapter *adapter; }; struct icom_adapter { void __iomem * base_addr; unsigned long base_addr_pci; struct pci_dev *pci_dev; struct icom_port port_info[4]; int index; int version; #define ADAPTER_V1 0x0001 #define ADAPTER_V2 0x0002 u32 subsystem_id; #define FOUR_PORT_MODEL 0x0252 #define V2_TWO_PORTS_RVX 0x021A #define V2_ONE_PORT_RVX_ONE_PORT_IMBED_MDM 0x0251 int numb_ports; struct list_head icom_adapter_entry; struct kref kref; }; /* prototype */ extern void iCom_sercons_init(void); struct lookup_proc_table { u32 __iomem *global_control_reg; unsigned long processor_id; }; struct lookup_int_table { u32 __iomem *global_int_mask; unsigned long processor_id; }; static inline struct icom_port *to_icom_port(struct uart_port *port) { return container_of(port, struct icom_port, uart_port); } static const struct pci_device_id icom_pci_table[] = { { .vendor = PCI_VENDOR_ID_IBM, .device = PCI_DEVICE_ID_IBM_ICOM_DEV_ID_1, .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID, .driver_data = ADAPTER_V1, }, { .vendor = PCI_VENDOR_ID_IBM, .device = PCI_DEVICE_ID_IBM_ICOM_DEV_ID_2, .subvendor = PCI_VENDOR_ID_IBM, .subdevice = PCI_DEVICE_ID_IBM_ICOM_V2_TWO_PORTS_RVX, .driver_data = ADAPTER_V2, }, { .vendor = PCI_VENDOR_ID_IBM, .device = PCI_DEVICE_ID_IBM_ICOM_DEV_ID_2, .subvendor = PCI_VENDOR_ID_IBM, .subdevice = PCI_DEVICE_ID_IBM_ICOM_V2_ONE_PORT_RVX_ONE_PORT_MDM, .driver_data = ADAPTER_V2, }, { .vendor = PCI_VENDOR_ID_IBM, .device = PCI_DEVICE_ID_IBM_ICOM_DEV_ID_2, .subvendor = PCI_VENDOR_ID_IBM, .subdevice = PCI_DEVICE_ID_IBM_ICOM_FOUR_PORT_MODEL, .driver_data = ADAPTER_V2, }, { .vendor = PCI_VENDOR_ID_IBM, .device = PCI_DEVICE_ID_IBM_ICOM_DEV_ID_2, .subvendor = PCI_VENDOR_ID_IBM, .subdevice = PCI_DEVICE_ID_IBM_ICOM_V2_ONE_PORT_RVX_ONE_PORT_MDM_PCIE, .driver_data = ADAPTER_V2, }, {} }; static struct lookup_proc_table start_proc[4] = { {NULL, ICOM_CONTROL_START_A}, {NULL, ICOM_CONTROL_START_B}, {NULL, ICOM_CONTROL_START_C}, {NULL, ICOM_CONTROL_START_D} }; static struct lookup_proc_table stop_proc[4] = { {NULL, ICOM_CONTROL_STOP_A}, {NULL, ICOM_CONTROL_STOP_B}, {NULL, ICOM_CONTROL_STOP_C}, {NULL, ICOM_CONTROL_STOP_D} }; static struct lookup_int_table int_mask_tbl[4] = { {NULL, ICOM_INT_MASK_PRC_A}, {NULL, ICOM_INT_MASK_PRC_B}, {NULL, ICOM_INT_MASK_PRC_C}, {NULL, ICOM_INT_MASK_PRC_D}, }; MODULE_DEVICE_TABLE(pci, icom_pci_table); static LIST_HEAD(icom_adapter_head); /* spinlock for adapter initialization and changing adapter operations */ static DEFINE_SPINLOCK(icom_lock); #ifdef ICOM_TRACE static inline void trace(struct icom_port *icom_port, char *trace_pt, unsigned long trace_data) { dev_info(&icom_port->adapter->pci_dev->dev, ":%d:%s - %lx\n", icom_port->port, trace_pt, trace_data); } #else static inline void trace(struct icom_port *icom_port, char *trace_pt, unsigned long trace_data) {}; #endif static void icom_kref_release(struct kref *kref); static void free_port_memory(struct icom_port *icom_port) { struct pci_dev *dev = icom_port->adapter->pci_dev; trace(icom_port, "RET_PORT_MEM", 0); if (icom_port->recv_buf) { dma_free_coherent(&dev->dev, 4096, icom_port->recv_buf, icom_port->recv_buf_pci); icom_port->recv_buf = NULL; } if (icom_port->xmit_buf) { dma_free_coherent(&dev->dev, 4096, icom_port->xmit_buf, icom_port->xmit_buf_pci); icom_port->xmit_buf = NULL; } if (icom_port->statStg) { dma_free_coherent(&dev->dev, 4096, icom_port->statStg, icom_port->statStg_pci); icom_port->statStg = NULL; } if (icom_port->xmitRestart) { dma_free_coherent(&dev->dev, 4096, icom_port->xmitRestart, icom_port->xmitRestart_pci); icom_port->xmitRestart = NULL; } } static int get_port_memory(struct icom_port *icom_port) { int index; unsigned long stgAddr; unsigned long startStgAddr; unsigned long offset; struct pci_dev *dev = icom_port->adapter->pci_dev; icom_port->xmit_buf = dma_alloc_coherent(&dev->dev, 4096, &icom_port->xmit_buf_pci, GFP_KERNEL); if (!icom_port->xmit_buf) { dev_err(&dev->dev, "Can not allocate Transmit buffer\n"); return -ENOMEM; } trace(icom_port, "GET_PORT_MEM", (unsigned long) icom_port->xmit_buf); icom_port->recv_buf = dma_alloc_coherent(&dev->dev, 4096, &icom_port->recv_buf_pci, GFP_KERNEL); if (!icom_port->recv_buf) { dev_err(&dev->dev, "Can not allocate Receive buffer\n"); free_port_memory(icom_port); return -ENOMEM; } trace(icom_port, "GET_PORT_MEM", (unsigned long) icom_port->recv_buf); icom_port->statStg = dma_alloc_coherent(&dev->dev, 4096, &icom_port->statStg_pci, GFP_KERNEL); if (!icom_port->statStg) { dev_err(&dev->dev, "Can not allocate Status buffer\n"); free_port_memory(icom_port); return -ENOMEM; } trace(icom_port, "GET_PORT_MEM", (unsigned long) icom_port->statStg); icom_port->xmitRestart = dma_alloc_coherent(&dev->dev, 4096, &icom_port->xmitRestart_pci, GFP_KERNEL); if (!icom_port->xmitRestart) { dev_err(&dev->dev, "Can not allocate xmit Restart buffer\n"); free_port_memory(icom_port); return -ENOMEM; } /* FODs: Frame Out Descriptor Queue, this is a FIFO queue that indicates that frames are to be transmitted */ stgAddr = (unsigned long) icom_port->statStg; for (index = 0; index < NUM_XBUFFS; index++) { trace(icom_port, "FOD_ADDR", stgAddr); stgAddr = stgAddr + sizeof(icom_port->statStg->xmit[0]); if (index < (NUM_XBUFFS - 1)) { memset(&icom_port->statStg->xmit[index], 0, sizeof(struct xmit_status_area)); icom_port->statStg->xmit[index].leLengthASD = cpu_to_le16(XMIT_BUFF_SZ); trace(icom_port, "FOD_ADDR", stgAddr); trace(icom_port, "FOD_XBUFF", (unsigned long) icom_port->xmit_buf); icom_port->statStg->xmit[index].leBuffer = cpu_to_le32(icom_port->xmit_buf_pci); } else if (index == (NUM_XBUFFS - 1)) { memset(&icom_port->statStg->xmit[index], 0, sizeof(struct xmit_status_area)); icom_port->statStg->xmit[index].leLengthASD = cpu_to_le16(XMIT_BUFF_SZ); trace(icom_port, "FOD_XBUFF", (unsigned long) icom_port->xmit_buf); icom_port->statStg->xmit[index].leBuffer = cpu_to_le32(icom_port->xmit_buf_pci); } else { memset(&icom_port->statStg->xmit[index], 0, sizeof(struct xmit_status_area)); } } /* FIDs */ startStgAddr = stgAddr; /* fill in every entry, even if no buffer */ for (index = 0; index < NUM_RBUFFS; index++) { trace(icom_port, "FID_ADDR", stgAddr); stgAddr = stgAddr + sizeof(icom_port->statStg->rcv[0]); icom_port->statStg->rcv[index].leLength = 0; icom_port->statStg->rcv[index].WorkingLength = cpu_to_le16(RCV_BUFF_SZ); if (index < (NUM_RBUFFS - 1) ) { offset = stgAddr - (unsigned long) icom_port->statStg; icom_port->statStg->rcv[index].leNext = cpu_to_le32(icom_port-> statStg_pci + offset); trace(icom_port, "FID_RBUFF", (unsigned long) icom_port->recv_buf); icom_port->statStg->rcv[index].leBuffer = cpu_to_le32(icom_port->recv_buf_pci); } else if (index == (NUM_RBUFFS -1) ) { offset = startStgAddr - (unsigned long) icom_port->statStg; icom_port->statStg->rcv[index].leNext = cpu_to_le32(icom_port-> statStg_pci + offset); trace(icom_port, "FID_RBUFF", (unsigned long) icom_port->recv_buf + 2048); icom_port->statStg->rcv[index].leBuffer = cpu_to_le32(icom_port->recv_buf_pci + 2048); } else { icom_port->statStg->rcv[index].leNext = 0; icom_port->statStg->rcv[index].leBuffer = 0; } } return 0; } static void stop_processor(struct icom_port *icom_port) { unsigned long temp; unsigned long flags; int port; spin_lock_irqsave(&icom_lock, flags); port = icom_port->port; if (port >= ARRAY_SIZE(stop_proc)) { dev_err(&icom_port->adapter->pci_dev->dev, "Invalid port assignment\n"); goto unlock; } if (port == 0 || port == 1) stop_proc[port].global_control_reg = &icom_port->global_reg->control; else stop_proc[port].global_control_reg = &icom_port->global_reg->control_2; temp = readl(stop_proc[port].global_control_reg); temp = (temp & ~start_proc[port].processor_id) | stop_proc[port].processor_id; writel(temp, stop_proc[port].global_control_reg); /* write flush */ readl(stop_proc[port].global_control_reg); unlock: spin_unlock_irqrestore(&icom_lock, flags); } static void start_processor(struct icom_port *icom_port) { unsigned long temp; unsigned long flags; int port; spin_lock_irqsave(&icom_lock, flags); port = icom_port->port; if (port >= ARRAY_SIZE(start_proc)) { dev_err(&icom_port->adapter->pci_dev->dev, "Invalid port assignment\n"); goto unlock; } if (port == 0 || port == 1) start_proc[port].global_control_reg = &icom_port->global_reg->control; else start_proc[port].global_control_reg = &icom_port->global_reg->control_2; temp = readl(start_proc[port].global_control_reg); temp = (temp & ~stop_proc[port].processor_id) | start_proc[port].processor_id; writel(temp, start_proc[port].global_control_reg); /* write flush */ readl(start_proc[port].global_control_reg); unlock: spin_unlock_irqrestore(&icom_lock, flags); } static void load_code(struct icom_port *icom_port) { const struct firmware *fw; char __iomem *iram_ptr; int index; int status = 0; void __iomem *dram_ptr = icom_port->dram; dma_addr_t temp_pci; unsigned char *new_page = NULL; unsigned char cable_id = NO_CABLE; struct pci_dev *dev = icom_port->adapter->pci_dev; /* Clear out any pending interrupts */ writew(0x3FFF, icom_port->int_reg); trace(icom_port, "CLEAR_INTERRUPTS", 0); /* Stop processor */ stop_processor(icom_port); /* Zero out DRAM */ memset_io(dram_ptr, 0, 512); /* Load Call Setup into Adapter */ if (request_firmware(&fw, "icom_call_setup.bin", &dev->dev) < 0) { dev_err(&dev->dev,"Unable to load icom_call_setup.bin firmware image\n"); status = -1; goto load_code_exit; } if (fw->size > ICOM_DCE_IRAM_OFFSET) { dev_err(&dev->dev, "Invalid firmware image for icom_call_setup.bin found.\n"); release_firmware(fw); status = -1; goto load_code_exit; } iram_ptr = (char __iomem *)icom_port->dram + ICOM_IRAM_OFFSET; for (index = 0; index < fw->size; index++) writeb(fw->data[index], &iram_ptr[index]); release_firmware(fw); /* Load Resident DCE portion of Adapter */ if (request_firmware(&fw, "icom_res_dce.bin", &dev->dev) < 0) { dev_err(&dev->dev,"Unable to load icom_res_dce.bin firmware image\n"); status = -1; goto load_code_exit; } if (fw->size > ICOM_IRAM_SIZE) { dev_err(&dev->dev, "Invalid firmware image for icom_res_dce.bin found.\n"); release_firmware(fw); status = -1; goto load_code_exit; } iram_ptr = (char __iomem *) icom_port->dram + ICOM_IRAM_OFFSET; for (index = ICOM_DCE_IRAM_OFFSET; index < fw->size; index++) writeb(fw->data[index], &iram_ptr[index]); release_firmware(fw); /* Set Hardware level */ if (icom_port->adapter->version == ADAPTER_V2) writeb(V2_HARDWARE, &(icom_port->dram->misc_flags)); /* Start the processor in Adapter */ start_processor(icom_port); writeb((HDLC_PPP_PURE_ASYNC | HDLC_FF_FILL), &(icom_port->dram->HDLCConfigReg)); writeb(0x04, &(icom_port->dram->FlagFillIdleTimer)); /* 0.5 seconds */ writeb(0x00, &(icom_port->dram->CmdReg)); writeb(0x10, &(icom_port->dram->async_config3)); writeb((ICOM_ACFG_DRIVE1 | ICOM_ACFG_NO_PARITY | ICOM_ACFG_8BPC | ICOM_ACFG_1STOP_BIT), &(icom_port->dram->async_config2)); /*Set up data in icom DRAM to indicate where personality *code is located and its length. */ new_page = dma_alloc_coherent(&dev->dev, 4096, &temp_pci, GFP_KERNEL); if (!new_page) { dev_err(&dev->dev, "Can not allocate DMA buffer\n"); status = -1; goto load_code_exit; } if (request_firmware(&fw, "icom_asc.bin", &dev->dev) < 0) { dev_err(&dev->dev,"Unable to load icom_asc.bin firmware image\n"); status = -1; goto load_code_exit; } if (fw->size > ICOM_DCE_IRAM_OFFSET) { dev_err(&dev->dev, "Invalid firmware image for icom_asc.bin found.\n"); release_firmware(fw); status = -1; goto load_code_exit; } for (index = 0; index < fw->size; index++) new_page[index] = fw->data[index]; writeb((char) ((fw->size + 16)/16), &icom_port->dram->mac_length); writel(temp_pci, &icom_port->dram->mac_load_addr); release_firmware(fw); /*Setting the syncReg to 0x80 causes adapter to start downloading the personality code into adapter instruction RAM. Once code is loaded, it will begin executing and, based on information provided above, will start DMAing data from shared memory to adapter DRAM. */ /* the wait loop below verifies this write operation has been done and processed */ writeb(START_DOWNLOAD, &icom_port->dram->sync); /* Wait max 1 Sec for data download and processor to start */ for (index = 0; index < 10; index++) { msleep(100); if (readb(&icom_port->dram->misc_flags) & ICOM_HDW_ACTIVE) break; } if (index == 10) status = -1; /* * check Cable ID */ cable_id = readb(&icom_port->dram->cable_id); if (cable_id & ICOM_CABLE_ID_VALID) { /* Get cable ID into the lower 4 bits (standard form) */ cable_id = (cable_id & ICOM_CABLE_ID_MASK) >> 4; icom_port->cable_id = cable_id; } else { dev_err(&dev->dev,"Invalid or no cable attached\n"); icom_port->cable_id = NO_CABLE; } load_code_exit: if (status != 0) { /* Clear out any pending interrupts */ writew(0x3FFF, icom_port->int_reg); /* Turn off port */ writeb(ICOM_DISABLE, &(icom_port->dram->disable)); /* Stop processor */ stop_processor(icom_port); dev_err(&icom_port->adapter->pci_dev->dev,"Port not operational\n"); } if (new_page != NULL) dma_free_coherent(&dev->dev, 4096, new_page, temp_pci); } static int startup(struct icom_port *icom_port) { unsigned long temp; unsigned char cable_id, raw_cable_id; unsigned long flags; int port; trace(icom_port, "STARTUP", 0); if (!icom_port->dram) { /* should NEVER be NULL */ dev_err(&icom_port->adapter->pci_dev->dev, "Unusable Port, port configuration missing\n"); return -ENODEV; } /* * check Cable ID */ raw_cable_id = readb(&icom_port->dram->cable_id); trace(icom_port, "CABLE_ID", raw_cable_id); /* Get cable ID into the lower 4 bits (standard form) */ cable_id = (raw_cable_id & ICOM_CABLE_ID_MASK) >> 4; /* Check for valid Cable ID */ if (!(raw_cable_id & ICOM_CABLE_ID_VALID) || (cable_id != icom_port->cable_id)) { /* reload adapter code, pick up any potential changes in cable id */ load_code(icom_port); /* still no sign of cable, error out */ raw_cable_id = readb(&icom_port->dram->cable_id); cable_id = (raw_cable_id & ICOM_CABLE_ID_MASK) >> 4; if (!(raw_cable_id & ICOM_CABLE_ID_VALID) || (icom_port->cable_id == NO_CABLE)) return -EIO; } /* * Finally, clear and enable interrupts */ spin_lock_irqsave(&icom_lock, flags); port = icom_port->port; if (port >= ARRAY_SIZE(int_mask_tbl)) { dev_err(&icom_port->adapter->pci_dev->dev, "Invalid port assignment\n"); goto unlock; } if (port == 0 || port == 1) int_mask_tbl[port].global_int_mask = &icom_port->global_reg->int_mask; else int_mask_tbl[port].global_int_mask = &icom_port->global_reg->int_mask_2; if (port == 0 || port == 2) writew(0x00FF, icom_port->int_reg); else writew(0x3F00, icom_port->int_reg); temp = readl(int_mask_tbl[port].global_int_mask); writel(temp & ~int_mask_tbl[port].processor_id, int_mask_tbl[port].global_int_mask); /* write flush */ readl(int_mask_tbl[port].global_int_mask); unlock: spin_unlock_irqrestore(&icom_lock, flags); return 0; } static void shutdown(struct icom_port *icom_port) { unsigned long temp; unsigned char cmdReg; unsigned long flags; int port; spin_lock_irqsave(&icom_lock, flags); trace(icom_port, "SHUTDOWN", 0); /* * disable all interrupts */ port = icom_port->port; if (port >= ARRAY_SIZE(int_mask_tbl)) { dev_err(&icom_port->adapter->pci_dev->dev, "Invalid port assignment\n"); goto unlock; } if (port == 0 || port == 1) int_mask_tbl[port].global_int_mask = &icom_port->global_reg->int_mask; else int_mask_tbl[port].global_int_mask = &icom_port->global_reg->int_mask_2; temp = readl(int_mask_tbl[port].global_int_mask); writel(temp | int_mask_tbl[port].processor_id, int_mask_tbl[port].global_int_mask); /* write flush */ readl(int_mask_tbl[port].global_int_mask); unlock: spin_unlock_irqrestore(&icom_lock, flags); /* * disable break condition */ cmdReg = readb(&icom_port->dram->CmdReg); if (cmdReg & CMD_SND_BREAK) { writeb(cmdReg & ~CMD_SND_BREAK, &icom_port->dram->CmdReg); } } static int icom_write(struct uart_port *port) { struct icom_port *icom_port = to_icom_port(port); struct tty_port *tport = &port->state->port; unsigned long data_count; unsigned char cmdReg; unsigned long offset; trace(icom_port, "WRITE", 0); if (le16_to_cpu(icom_port->statStg->xmit[0].flags) & SA_FLAGS_READY_TO_XMIT) { trace(icom_port, "WRITE_FULL", 0); return 0; } data_count = kfifo_out_peek(&tport->xmit_fifo, icom_port->xmit_buf, XMIT_BUFF_SZ); if (data_count) { icom_port->statStg->xmit[0].flags = cpu_to_le16(SA_FLAGS_READY_TO_XMIT); icom_port->statStg->xmit[0].leLength = cpu_to_le16(data_count); offset = (unsigned long) &icom_port->statStg->xmit[0] - (unsigned long) icom_port->statStg; *icom_port->xmitRestart = cpu_to_le32(icom_port->statStg_pci + offset); cmdReg = readb(&icom_port->dram->CmdReg); writeb(cmdReg | CMD_XMIT_RCV_ENABLE, &icom_port->dram->CmdReg); writeb(START_XMIT, &icom_port->dram->StartXmitCmd); trace(icom_port, "WRITE_START", data_count); /* write flush */ readb(&icom_port->dram->StartXmitCmd); } return data_count; } static inline void check_modem_status(struct icom_port *icom_port) { static char old_status = 0; char delta_status; unsigned char status; uart_port_lock(&icom_port->uart_port); /*modem input register */ status = readb(&icom_port->dram->isr); trace(icom_port, "CHECK_MODEM", status); delta_status = status ^ old_status; if (delta_status) { if (delta_status & ICOM_RI) icom_port->uart_port.icount.rng++; if (delta_status & ICOM_DSR) icom_port->uart_port.icount.dsr++; if (delta_status & ICOM_DCD) uart_handle_dcd_change(&icom_port->uart_port, delta_status & ICOM_DCD); if (delta_status & ICOM_CTS) uart_handle_cts_change(&icom_port->uart_port, delta_status & ICOM_CTS); wake_up_interruptible(&icom_port->uart_port.state-> port.delta_msr_wait); old_status = status; } uart_port_unlock(&icom_port->uart_port); } static void xmit_interrupt(u16 port_int_reg, struct icom_port *icom_port) { struct tty_port *tport = &icom_port->uart_port.state->port; u16 count; if (port_int_reg & (INT_XMIT_COMPLETED)) { trace(icom_port, "XMIT_COMPLETE", 0); /* clear buffer in use bit */ icom_port->statStg->xmit[0].flags &= cpu_to_le16(~SA_FLAGS_READY_TO_XMIT); count = le16_to_cpu(icom_port->statStg->xmit[0].leLength); icom_port->uart_port.icount.tx += count; kfifo_skip_count(&tport->xmit_fifo, count); if (!icom_write(&icom_port->uart_port)) /* activate write queue */ uart_write_wakeup(&icom_port->uart_port); } else trace(icom_port, "XMIT_DISABLED", 0); } static void recv_interrupt(u16 port_int_reg, struct icom_port *icom_port) { short int count, rcv_buff; struct tty_port *port = &icom_port->uart_port.state->port; u16 status; struct uart_icount *icount; unsigned long offset; unsigned char flag; trace(icom_port, "RCV_COMPLETE", 0); rcv_buff = icom_port->next_rcv; status = le16_to_cpu(icom_port->statStg->rcv[rcv_buff].flags); while (status & SA_FL_RCV_DONE) { int first = -1; trace(icom_port, "FID_STATUS", status); count = le16_to_cpu(icom_port->statStg->rcv[rcv_buff].leLength); trace(icom_port, "RCV_COUNT", count); trace(icom_port, "REAL_COUNT", count); offset = le32_to_cpu(icom_port->statStg->rcv[rcv_buff].leBuffer) - icom_port->recv_buf_pci; /* Block copy all but the last byte as this may have status */ if (count > 0) { first = icom_port->recv_buf[offset]; tty_insert_flip_string(port, icom_port->recv_buf + offset, count - 1); } icount = &icom_port->uart_port.icount; icount->rx += count; /* Break detect logic */ if ((status & SA_FLAGS_FRAME_ERROR) && first == 0) { status &= ~SA_FLAGS_FRAME_ERROR; status |= SA_FLAGS_BREAK_DET; trace(icom_port, "BREAK_DET", 0); } flag = TTY_NORMAL; if (status & (SA_FLAGS_BREAK_DET | SA_FLAGS_PARITY_ERROR | SA_FLAGS_FRAME_ERROR | SA_FLAGS_OVERRUN)) { if (status & SA_FLAGS_BREAK_DET) icount->brk++; if (status & SA_FLAGS_PARITY_ERROR) icount->parity++; if (status & SA_FLAGS_FRAME_ERROR) icount->frame++; if (status & SA_FLAGS_OVERRUN) icount->overrun++; /* * Now check to see if character should be * ignored, and mask off conditions which * should be ignored. */ if (status & icom_port->ignore_status_mask) { trace(icom_port, "IGNORE_CHAR", 0); goto ignore_char; } status &= icom_port->read_status_mask; if (status & SA_FLAGS_BREAK_DET) { flag = TTY_BREAK; } else if (status & SA_FLAGS_PARITY_ERROR) { trace(icom_port, "PARITY_ERROR", 0); flag = TTY_PARITY; } else if (status & SA_FLAGS_FRAME_ERROR) flag = TTY_FRAME; } tty_insert_flip_char(port, *(icom_port->recv_buf + offset + count - 1), flag); if (status & SA_FLAGS_OVERRUN) /* * Overrun is special, since it's * reported immediately, and doesn't * affect the current character */ tty_insert_flip_char(port, 0, TTY_OVERRUN); ignore_char: icom_port->statStg->rcv[rcv_buff].flags = 0; icom_port->statStg->rcv[rcv_buff].leLength = 0; icom_port->statStg->rcv[rcv_buff].WorkingLength = cpu_to_le16(RCV_BUFF_SZ); rcv_buff++; if (rcv_buff == NUM_RBUFFS) rcv_buff = 0; status = le16_to_cpu(icom_port->statStg->rcv[rcv_buff].flags); } icom_port->next_rcv = rcv_buff; tty_flip_buffer_push(port); } static void process_interrupt(u16 port_int_reg, struct icom_port *icom_port) { uart_port_lock(&icom_port->uart_port); trace(icom_port, "INTERRUPT", port_int_reg); if (port_int_reg & (INT_XMIT_COMPLETED | INT_XMIT_DISABLED)) xmit_interrupt(port_int_reg, icom_port); if (port_int_reg & INT_RCV_COMPLETED) recv_interrupt(port_int_reg, icom_port); uart_port_unlock(&icom_port->uart_port); } static irqreturn_t icom_interrupt(int irq, void *dev_id) { void __iomem * int_reg; u32 adapter_interrupts; u16 port_int_reg; struct icom_adapter *icom_adapter; struct icom_port *icom_port; /* find icom_port for this interrupt */ icom_adapter = (struct icom_adapter *) dev_id; if (icom_adapter->version == ADAPTER_V2) { int_reg = icom_adapter->base_addr + 0x8024; adapter_interrupts = readl(int_reg); if (adapter_interrupts & 0x00003FFF) { /* port 2 interrupt, NOTE: for all ADAPTER_V2, port 2 will be active */ icom_port = &icom_adapter->port_info[2]; port_int_reg = (u16) adapter_interrupts; process_interrupt(port_int_reg, icom_port); check_modem_status(icom_port); } if (adapter_interrupts & 0x3FFF0000) { /* port 3 interrupt */ icom_port = &icom_adapter->port_info[3]; if (icom_port->status == ICOM_PORT_ACTIVE) { port_int_reg = (u16) (adapter_interrupts >> 16); process_interrupt(port_int_reg, icom_port); check_modem_status(icom_port); } } /* Clear out any pending interrupts */ writel(adapter_interrupts, int_reg); int_reg = icom_adapter->base_addr + 0x8004; } else { int_reg = icom_adapter->base_addr + 0x4004; } adapter_interrupts = readl(int_reg); if (adapter_interrupts & 0x00003FFF) { /* port 0 interrupt, NOTE: for all adapters, port 0 will be active */ icom_port = &icom_adapter->port_info[0]; port_int_reg = (u16) adapter_interrupts; process_interrupt(port_int_reg, icom_port); check_modem_status(icom_port); } if (adapter_interrupts & 0x3FFF0000) { /* port 1 interrupt */ icom_port = &icom_adapter->port_info[1]; if (icom_port->status == ICOM_PORT_ACTIVE) { port_int_reg = (u16) (adapter_interrupts >> 16); process_interrupt(port_int_reg, icom_port); check_modem_status(icom_port); } } /* Clear out any pending interrupts */ writel(adapter_interrupts, int_reg); /* flush the write */ adapter_interrupts = readl(int_reg); return IRQ_HANDLED; } /* * ------------------------------------------------------------------ * Begin serial-core API * ------------------------------------------------------------------ */ static unsigned int icom_tx_empty(struct uart_port *port) { struct icom_port *icom_port = to_icom_port(port); int ret; unsigned long flags; uart_port_lock_irqsave(port, &flags); if (le16_to_cpu(icom_port->statStg->xmit[0].flags) & SA_FLAGS_READY_TO_XMIT) ret = TIOCSER_TEMT; else ret = 0; uart_port_unlock_irqrestore(port, flags); return ret; } static void icom_set_mctrl(struct uart_port *port, unsigned int mctrl) { struct icom_port *icom_port = to_icom_port(port); unsigned char local_osr; trace(icom_port, "SET_MODEM", 0); local_osr = readb(&icom_port->dram->osr); if (mctrl & TIOCM_RTS) { trace(icom_port, "RAISE_RTS", 0); local_osr |= ICOM_RTS; } else { trace(icom_port, "LOWER_RTS", 0); local_osr &= ~ICOM_RTS; } if (mctrl & TIOCM_DTR) { trace(icom_port, "RAISE_DTR", 0); local_osr |= ICOM_DTR; } else { trace(icom_port, "LOWER_DTR", 0); local_osr &= ~ICOM_DTR; } writeb(local_osr, &icom_port->dram->osr); } static unsigned int icom_get_mctrl(struct uart_port *port) { struct icom_port *icom_port = to_icom_port(port); unsigned char status; unsigned int result; trace(icom_port, "GET_MODEM", 0); status = readb(&icom_port->dram->isr); result = ((status & ICOM_DCD) ? TIOCM_CAR : 0) | ((status & ICOM_RI) ? TIOCM_RNG : 0) | ((status & ICOM_DSR) ? TIOCM_DSR : 0) | ((status & ICOM_CTS) ? TIOCM_CTS : 0); return result; } static void icom_stop_tx(struct uart_port *port) { struct icom_port *icom_port = to_icom_port(port); unsigned char cmdReg; trace(icom_port, "STOP", 0); cmdReg = readb(&icom_port->dram->CmdReg); writeb(cmdReg | CMD_HOLD_XMIT, &icom_port->dram->CmdReg); } static void icom_start_tx(struct uart_port *port) { struct icom_port *icom_port = to_icom_port(port); unsigned char cmdReg; trace(icom_port, "START", 0); cmdReg = readb(&icom_port->dram->CmdReg); if ((cmdReg & CMD_HOLD_XMIT) == CMD_HOLD_XMIT) writeb(cmdReg & ~CMD_HOLD_XMIT, &icom_port->dram->CmdReg); icom_write(port); } static void icom_send_xchar(struct uart_port *port, char ch) { struct icom_port *icom_port = to_icom_port(port); unsigned char xdata; int index; unsigned long flags; trace(icom_port, "SEND_XCHAR", ch); /* wait .1 sec to send char */ for (index = 0; index < 10; index++) { uart_port_lock_irqsave(port, &flags); xdata = readb(&icom_port->dram->xchar); if (xdata == 0x00) { trace(icom_port, "QUICK_WRITE", 0); writeb(ch, &icom_port->dram->xchar); /* flush write operation */ xdata = readb(&icom_port->dram->xchar); uart_port_unlock_irqrestore(port, flags); break; } uart_port_unlock_irqrestore(port, flags); msleep(10); } } static void icom_stop_rx(struct uart_port *port) { struct icom_port *icom_port = to_icom_port(port); unsigned char cmdReg; cmdReg = readb(&icom_port->dram->CmdReg); writeb(cmdReg & ~CMD_RCV_ENABLE, &icom_port->dram->CmdReg); } static void icom_break(struct uart_port *port, int break_state) { struct icom_port *icom_port = to_icom_port(port); unsigned char cmdReg; unsigned long flags; uart_port_lock_irqsave(port, &flags); trace(icom_port, "BREAK", 0); cmdReg = readb(&icom_port->dram->CmdReg); if (break_state == -1) { writeb(cmdReg | CMD_SND_BREAK, &icom_port->dram->CmdReg); } else { writeb(cmdReg & ~CMD_SND_BREAK, &icom_port->dram->CmdReg); } uart_port_unlock_irqrestore(port, flags); } static int icom_open(struct uart_port *port) { struct icom_port *icom_port = to_icom_port(port); int retval; kref_get(&icom_port->adapter->kref); retval = startup(icom_port); if (retval) { kref_put(&icom_port->adapter->kref, icom_kref_release); trace(icom_port, "STARTUP_ERROR", 0); return retval; } return 0; } static void icom_close(struct uart_port *port) { struct icom_port *icom_port = to_icom_port(port); unsigned char cmdReg; trace(icom_port, "CLOSE", 0); /* stop receiver */ cmdReg = readb(&icom_port->dram->CmdReg); writeb(cmdReg & ~CMD_RCV_ENABLE, &icom_port->dram->CmdReg); shutdown(icom_port); kref_put(&icom_port->adapter->kref, icom_kref_release); } static void icom_set_termios(struct uart_port *port, struct ktermios *termios, const struct ktermios *old_termios) { struct icom_port *icom_port = to_icom_port(port); int baud; unsigned cflag, iflag; char new_config2; char new_config3 = 0; char tmp_byte; int index; int rcv_buff, xmit_buff; unsigned long offset; unsigned long flags; uart_port_lock_irqsave(port, &flags); trace(icom_port, "CHANGE_SPEED", 0); cflag = termios->c_cflag; iflag = termios->c_iflag; new_config2 = ICOM_ACFG_DRIVE1; /* byte size and parity */ switch (cflag & CSIZE) { case CS5: /* 5 bits/char */ new_config2 |= ICOM_ACFG_5BPC; break; case CS6: /* 6 bits/char */ new_config2 |= ICOM_ACFG_6BPC; break; case CS7: /* 7 bits/char */ new_config2 |= ICOM_ACFG_7BPC; break; case CS8: /* 8 bits/char */ new_config2 |= ICOM_ACFG_8BPC; break; default: break; } if (cflag & CSTOPB) { /* 2 stop bits */ new_config2 |= ICOM_ACFG_2STOP_BIT; } if (cflag & PARENB) { /* parity bit enabled */ new_config2 |= ICOM_ACFG_PARITY_ENAB; trace(icom_port, "PARENB", 0); } if (cflag & PARODD) { /* odd parity */ new_config2 |= ICOM_ACFG_PARITY_ODD; trace(icom_port, "PARODD", 0); } /* Determine divisor based on baud rate */ baud = uart_get_baud_rate(port, termios, old_termios, icom_acfg_baud[0], icom_acfg_baud[BAUD_TABLE_LIMIT]); if (!baud) baud = 9600; /* B0 transition handled in rs_set_termios */ for (index = 0; index < BAUD_TABLE_LIMIT; index++) { if (icom_acfg_baud[index] == baud) { new_config3 = index; break; } } uart_update_timeout(port, cflag, baud); /* CTS flow control flag and modem status interrupts */ tmp_byte = readb(&(icom_port->dram->HDLCConfigReg)); if (cflag & CRTSCTS) tmp_byte |= HDLC_HDW_FLOW; else tmp_byte &= ~HDLC_HDW_FLOW; writeb(tmp_byte, &(icom_port->dram->HDLCConfigReg)); /* * Set up parity check flag */ icom_port->read_status_mask = SA_FLAGS_OVERRUN | SA_FL_RCV_DONE; if (iflag & INPCK) icom_port->read_status_mask |= SA_FLAGS_FRAME_ERROR | SA_FLAGS_PARITY_ERROR; if ((iflag & BRKINT) || (iflag & PARMRK)) icom_port->read_status_mask |= SA_FLAGS_BREAK_DET; /* * Characters to ignore */ icom_port->ignore_status_mask = 0; if (iflag & IGNPAR) icom_port->ignore_status_mask |= SA_FLAGS_PARITY_ERROR | SA_FLAGS_FRAME_ERROR; if (iflag & IGNBRK) { icom_port->ignore_status_mask |= SA_FLAGS_BREAK_DET; /* * If we're ignore parity and break indicators, ignore * overruns too. (For real raw support). */ if (iflag & IGNPAR) icom_port->ignore_status_mask |= SA_FLAGS_OVERRUN; } /* * !!! ignore all characters if CREAD is not set */ if ((cflag & CREAD) == 0) icom_port->ignore_status_mask |= SA_FL_RCV_DONE; /* Turn off Receiver to prepare for reset */ writeb(CMD_RCV_DISABLE, &icom_port->dram->CmdReg); for (index = 0; index < 10; index++) { if (readb(&icom_port->dram->PrevCmdReg) == 0x00) { break; } } /* clear all current buffers of data */ for (rcv_buff = 0; rcv_buff < NUM_RBUFFS; rcv_buff++) { icom_port->statStg->rcv[rcv_buff].flags = 0; icom_port->statStg->rcv[rcv_buff].leLength = 0; icom_port->statStg->rcv[rcv_buff].WorkingLength = cpu_to_le16(RCV_BUFF_SZ); } for (xmit_buff = 0; xmit_buff < NUM_XBUFFS; xmit_buff++) { icom_port->statStg->xmit[xmit_buff].flags = 0; } /* activate changes and start xmit and receiver here */ /* Enable the receiver */ writeb(new_config3, &(icom_port->dram->async_config3)); writeb(new_config2, &(icom_port->dram->async_config2)); tmp_byte = readb(&(icom_port->dram->HDLCConfigReg)); tmp_byte |= HDLC_PPP_PURE_ASYNC | HDLC_FF_FILL; writeb(tmp_byte, &(icom_port->dram->HDLCConfigReg)); writeb(0x04, &(icom_port->dram->FlagFillIdleTimer)); /* 0.5 seconds */ writeb(0xFF, &(icom_port->dram->ier)); /* enable modem signal interrupts */ /* reset processor */ writeb(CMD_RESTART, &icom_port->dram->CmdReg); for (index = 0; index < 10; index++) { if (readb(&icom_port->dram->CmdReg) == 0x00) { break; } } /* Enable Transmitter and Receiver */ offset = (unsigned long) &icom_port->statStg->rcv[0] - (unsigned long) icom_port->statStg; writel(icom_port->statStg_pci + offset, &icom_port->dram->RcvStatusAddr); icom_port->next_rcv = 0; *icom_port->xmitRestart = 0; writel(icom_port->xmitRestart_pci, &icom_port->dram->XmitStatusAddr); trace(icom_port, "XR_ENAB", 0); writeb(CMD_XMIT_RCV_ENABLE, &icom_port->dram->CmdReg); uart_port_unlock_irqrestore(port, flags); } static const char *icom_type(struct uart_port *port) { return "icom"; } static void icom_config_port(struct uart_port *port, int flags) { port->type = PORT_ICOM; } static const struct uart_ops icom_ops = { .tx_empty = icom_tx_empty, .set_mctrl = icom_set_mctrl, .get_mctrl = icom_get_mctrl, .stop_tx = icom_stop_tx, .start_tx = icom_start_tx, .send_xchar = icom_send_xchar, .stop_rx = icom_stop_rx, .break_ctl = icom_break, .startup = icom_open, .shutdown = icom_close, .set_termios = icom_set_termios, .type = icom_type, .config_port = icom_config_port, }; #define ICOM_CONSOLE NULL static struct uart_driver icom_uart_driver = { .owner = THIS_MODULE, .driver_name = ICOM_DRIVER_NAME, .dev_name = "ttyA", .major = ICOM_MAJOR, .minor = ICOM_MINOR_START, .nr = NR_PORTS, .cons = ICOM_CONSOLE, }; static int icom_init_ports(struct icom_adapter *icom_adapter) { u32 subsystem_id = icom_adapter->subsystem_id; int i; struct icom_port *icom_port; if (icom_adapter->version == ADAPTER_V1) { icom_adapter->numb_ports = 2; for (i = 0; i < 2; i++) { icom_port = &icom_adapter->port_info[i]; icom_port->port = i; icom_port->status = ICOM_PORT_ACTIVE; } } else { if (subsystem_id == PCI_DEVICE_ID_IBM_ICOM_FOUR_PORT_MODEL) { icom_adapter->numb_ports = 4; for (i = 0; i < 4; i++) { icom_port = &icom_adapter->port_info[i]; icom_port->port = i; icom_port->status = ICOM_PORT_ACTIVE; } } else { icom_adapter->numb_ports = 4; icom_adapter->port_info[0].port = 0; icom_adapter->port_info[0].status = ICOM_PORT_ACTIVE; icom_adapter->port_info[1].status = ICOM_PORT_OFF; icom_adapter->port_info[2].port = 2; icom_adapter->port_info[2].status = ICOM_PORT_ACTIVE; icom_adapter->port_info[3].status = ICOM_PORT_OFF; } } return 0; } static void icom_port_active(struct icom_port *icom_port, struct icom_adapter *icom_adapter, int port_num) { if (icom_adapter->version == ADAPTER_V1) { icom_port->global_reg = icom_adapter->base_addr + 0x4000; icom_port->int_reg = icom_adapter->base_addr + 0x4004 + 2 - 2 * port_num; } else { icom_port->global_reg = icom_adapter->base_addr + 0x8000; if (icom_port->port < 2) icom_port->int_reg = icom_adapter->base_addr + 0x8004 + 2 - 2 * icom_port->port; else icom_port->int_reg = icom_adapter->base_addr + 0x8024 + 2 - 2 * (icom_port->port - 2); } } static int icom_load_ports(struct icom_adapter *icom_adapter) { struct icom_port *icom_port; int port_num; for (port_num = 0; port_num < icom_adapter->numb_ports; port_num++) { icom_port = &icom_adapter->port_info[port_num]; if (icom_port->status == ICOM_PORT_ACTIVE) { icom_port_active(icom_port, icom_adapter, port_num); icom_port->dram = icom_adapter->base_addr + 0x2000 * icom_port->port; icom_port->adapter = icom_adapter; /* get port memory */ if (get_port_memory(icom_port) != 0) { dev_err(&icom_port->adapter->pci_dev->dev, "Memory allocation for port FAILED\n"); } } } return 0; } static int icom_alloc_adapter(struct icom_adapter **icom_adapter_ref) { int adapter_count = 0; struct icom_adapter *icom_adapter; struct icom_adapter *cur_adapter_entry; icom_adapter = kzalloc(sizeof(struct icom_adapter), GFP_KERNEL); if (!icom_adapter) { return -ENOMEM; } list_for_each_entry(cur_adapter_entry, &icom_adapter_head, icom_adapter_entry) { if (cur_adapter_entry->index != adapter_count) { break; } adapter_count++; } icom_adapter->index = adapter_count; list_add_tail(&icom_adapter->icom_adapter_entry, &cur_adapter_entry->icom_adapter_entry); *icom_adapter_ref = icom_adapter; return 0; } static void icom_free_adapter(struct icom_adapter *icom_adapter) { list_del(&icom_adapter->icom_adapter_entry); kfree(icom_adapter); } static void icom_kref_release(struct kref *kref) { struct icom_adapter *icom_adapter = container_of(kref, struct icom_adapter, kref); struct icom_port *icom_port; int index; for (index = 0; index < icom_adapter->numb_ports; index++) { icom_port = &icom_adapter->port_info[index]; if (icom_port->status == ICOM_PORT_ACTIVE) { dev_info(&icom_adapter->pci_dev->dev, "Device removed\n"); uart_remove_one_port(&icom_uart_driver, &icom_port->uart_port); /* be sure that DTR and RTS are dropped */ writeb(0x00, &icom_port->dram->osr); /* Wait 0.1 Sec for simple Init to complete */ msleep(100); /* Stop proccessor */ stop_processor(icom_port); free_port_memory(icom_port); } } free_irq(icom_adapter->pci_dev->irq, (void *) icom_adapter); iounmap(icom_adapter->base_addr); pci_release_regions(icom_adapter->pci_dev); icom_free_adapter(icom_adapter); } static int icom_probe(struct pci_dev *dev, const struct pci_device_id *ent) { int index; unsigned int command_reg; int retval; struct icom_adapter *icom_adapter; struct icom_port *icom_port; retval = pci_enable_device(dev); if (retval) { dev_err(&dev->dev, "Device enable FAILED\n"); return retval; } retval = pci_request_regions(dev, "icom"); if (retval) { dev_err(&dev->dev, "pci_request_regions FAILED\n"); pci_disable_device(dev); return retval; } pci_set_master(dev); retval = pci_read_config_dword(dev, PCI_COMMAND, &command_reg); if (retval) { dev_err(&dev->dev, "PCI Config read FAILED\n"); goto probe_exit0; } pci_write_config_dword(dev, PCI_COMMAND, command_reg | PCI_COMMAND_MEMORY | PCI_COMMAND_MASTER | PCI_COMMAND_PARITY | PCI_COMMAND_SERR); if (ent->driver_data == ADAPTER_V1) { pci_write_config_dword(dev, 0x44, 0x8300830A); } else { pci_write_config_dword(dev, 0x44, 0x42004200); pci_write_config_dword(dev, 0x48, 0x42004200); } retval = icom_alloc_adapter(&icom_adapter); if (retval) { dev_err(&dev->dev, "icom_alloc_adapter FAILED\n"); retval = -EIO; goto probe_exit0; } icom_adapter->base_addr_pci = pci_resource_start(dev, 0); icom_adapter->pci_dev = dev; icom_adapter->version = ent->driver_data; icom_adapter->subsystem_id = ent->subdevice; retval = icom_init_ports(icom_adapter); if (retval) { dev_err(&dev->dev, "Port configuration failed\n"); goto probe_exit1; } icom_adapter->base_addr = pci_ioremap_bar(dev, 0); if (!icom_adapter->base_addr) { retval = -ENOMEM; goto probe_exit1; } /* save off irq and request irq line */ retval = request_irq(dev->irq, icom_interrupt, IRQF_SHARED, ICOM_DRIVER_NAME, (void *)icom_adapter); if (retval) { goto probe_exit2; } retval = icom_load_ports(icom_adapter); for (index = 0; index < icom_adapter->numb_ports; index++) { icom_port = &icom_adapter->port_info[index]; if (icom_port->status == ICOM_PORT_ACTIVE) { icom_port->uart_port.irq = icom_port->adapter->pci_dev->irq; icom_port->uart_port.type = PORT_ICOM; icom_port->uart_port.iotype = UPIO_MEM; icom_port->uart_port.membase = (unsigned char __iomem *)icom_adapter->base_addr_pci; icom_port->uart_port.fifosize = 16; icom_port->uart_port.ops = &icom_ops; icom_port->uart_port.line = icom_port->port + icom_adapter->index * 4; if (uart_add_one_port (&icom_uart_driver, &icom_port->uart_port)) { icom_port->status = ICOM_PORT_OFF; dev_err(&dev->dev, "Device add failed\n"); } else dev_info(&dev->dev, "Device added\n"); } } kref_init(&icom_adapter->kref); return 0; probe_exit2: iounmap(icom_adapter->base_addr); probe_exit1: icom_free_adapter(icom_adapter); probe_exit0: pci_release_regions(dev); pci_disable_device(dev); return retval; } static void icom_remove(struct pci_dev *dev) { struct icom_adapter *icom_adapter; list_for_each_entry(icom_adapter, &icom_adapter_head, icom_adapter_entry) { if (icom_adapter->pci_dev == dev) { kref_put(&icom_adapter->kref, icom_kref_release); return; } } dev_err(&dev->dev, "Unable to find device to remove\n"); } static struct pci_driver icom_pci_driver = { .name = ICOM_DRIVER_NAME, .id_table = icom_pci_table, .probe = icom_probe, .remove = icom_remove, }; static int __init icom_init(void) { int ret; ret = uart_register_driver(&icom_uart_driver); if (ret) return ret; ret = pci_register_driver(&icom_pci_driver); if (ret < 0) uart_unregister_driver(&icom_uart_driver); return ret; } static void __exit icom_exit(void) { pci_unregister_driver(&icom_pci_driver); uart_unregister_driver(&icom_uart_driver); } module_init(icom_init); module_exit(icom_exit); MODULE_AUTHOR("Michael Anderson <mjanders@us.ibm.com>"); MODULE_DESCRIPTION("IBM iSeries Serial IOA driver"); MODULE_LICENSE("GPL"); MODULE_FIRMWARE("icom_call_setup.bin"); MODULE_FIRMWARE("icom_res_dce.bin"); MODULE_FIRMWARE("icom_asc.bin");
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with Cregit http://github.com/cregit/cregit
Version 2.0-RC1