| Author | Tokens | Token Proportion | Commits | Commit Proportion |
|---|---|---|---|---|
| Carlo Caione | 501 | 19.09% | 1 | 2.70% |
| Chen-Yu Tsai | 369 | 14.06% | 10 | 27.03% |
| Andre Przywara | 246 | 9.37% | 3 | 8.11% |
| Shengyu Qu | 237 | 9.03% | 1 | 2.70% |
| Aidan MacDonald | 228 | 8.69% | 1 | 2.70% |
| Boris Brezillon | 218 | 8.30% | 1 | 2.70% |
| Michal Suchanek | 182 | 6.93% | 2 | 5.41% |
| Icenowy Zheng | 182 | 6.93% | 3 | 8.11% |
| Jacob jun Pan | 156 | 5.94% | 1 | 2.70% |
| Hans de Goede | 120 | 4.57% | 3 | 8.11% |
| Martin Botka | 76 | 2.90% | 1 | 2.70% |
| Todd E Brandt | 69 | 2.63% | 1 | 2.70% |
| Bruno Prémont | 20 | 0.76% | 1 | 2.70% |
| Quentin Schulz | 6 | 0.23% | 2 | 5.41% |
| Aren Moynihan | 5 | 0.19% | 1 | 2.70% |
| Oskari Lemmela | 4 | 0.15% | 1 | 2.70% |
| Thomas Gleixner | 2 | 0.08% | 1 | 2.70% |
| Olliver Schinagl | 2 | 0.08% | 1 | 2.70% |
| Corentin Labbe | 1 | 0.04% | 1 | 2.70% |
| Uwe Kleine-König | 1 | 0.04% | 1 | 2.70% |
| Total | 2625 | 37 |
/* SPDX-License-Identifier: GPL-2.0-only */ /* * Functions and registers to access AXP20X power management chip. * * Copyright (C) 2013, Carlo Caione <carlo@caione.org> */ #ifndef __LINUX_MFD_AXP20X_H #define __LINUX_MFD_AXP20X_H #include <linux/regmap.h> enum axp20x_variants { AXP152_ID = 0, AXP192_ID, AXP202_ID, AXP209_ID, AXP221_ID, AXP223_ID, AXP288_ID, AXP313A_ID, AXP717_ID, AXP803_ID, AXP806_ID, AXP809_ID, AXP813_ID, AXP15060_ID, NR_AXP20X_VARIANTS, }; #define AXP192_DATACACHE(m) (0x06 + (m)) #define AXP20X_DATACACHE(m) (0x04 + (m)) /* Power supply */ #define AXP152_PWR_OP_MODE 0x01 #define AXP152_LDO3456_DC1234_CTRL 0x12 #define AXP152_ALDO_OP_MODE 0x13 #define AXP152_LDO0_CTRL 0x15 #define AXP152_DCDC2_V_OUT 0x23 #define AXP152_DCDC2_V_RAMP 0x25 #define AXP152_DCDC1_V_OUT 0x26 #define AXP152_DCDC3_V_OUT 0x27 #define AXP152_ALDO12_V_OUT 0x28 #define AXP152_DLDO1_V_OUT 0x29 #define AXP152_DLDO2_V_OUT 0x2a #define AXP152_DCDC4_V_OUT 0x2b #define AXP152_V_OFF 0x31 #define AXP152_OFF_CTRL 0x32 #define AXP152_PEK_KEY 0x36 #define AXP152_DCDC_FREQ 0x37 #define AXP152_DCDC_MODE 0x80 #define AXP192_USB_OTG_STATUS 0x04 #define AXP192_PWR_OUT_CTRL 0x12 #define AXP192_DCDC2_V_OUT 0x23 #define AXP192_DCDC1_V_OUT 0x26 #define AXP192_DCDC3_V_OUT 0x27 #define AXP192_LDO2_3_V_OUT 0x28 #define AXP20X_PWR_INPUT_STATUS 0x00 #define AXP20X_PWR_OP_MODE 0x01 #define AXP20X_USB_OTG_STATUS 0x02 #define AXP20X_PWR_OUT_CTRL 0x12 #define AXP20X_DCDC2_V_OUT 0x23 #define AXP20X_DCDC2_LDO3_V_RAMP 0x25 #define AXP20X_DCDC3_V_OUT 0x27 #define AXP20X_LDO24_V_OUT 0x28 #define AXP20X_LDO3_V_OUT 0x29 #define AXP20X_VBUS_IPSOUT_MGMT 0x30 #define AXP20X_V_OFF 0x31 #define AXP20X_OFF_CTRL 0x32 #define AXP20X_CHRG_CTRL1 0x33 #define AXP20X_CHRG_CTRL2 0x34 #define AXP20X_CHRG_BAK_CTRL 0x35 #define AXP20X_PEK_KEY 0x36 #define AXP20X_DCDC_FREQ 0x37 #define AXP20X_V_LTF_CHRG 0x38 #define AXP20X_V_HTF_CHRG 0x39 #define AXP20X_APS_WARN_L1 0x3a #define AXP20X_APS_WARN_L2 0x3b #define AXP20X_V_LTF_DISCHRG 0x3c #define AXP20X_V_HTF_DISCHRG 0x3d #define AXP22X_PWR_OUT_CTRL1 0x10 #define AXP22X_PWR_OUT_CTRL2 0x12 #define AXP22X_PWR_OUT_CTRL3 0x13 #define AXP22X_DLDO1_V_OUT 0x15 #define AXP22X_DLDO2_V_OUT 0x16 #define AXP22X_DLDO3_V_OUT 0x17 #define AXP22X_DLDO4_V_OUT 0x18 #define AXP22X_ELDO1_V_OUT 0x19 #define AXP22X_ELDO2_V_OUT 0x1a #define AXP22X_ELDO3_V_OUT 0x1b #define AXP22X_DC5LDO_V_OUT 0x1c #define AXP22X_DCDC1_V_OUT 0x21 #define AXP22X_DCDC2_V_OUT 0x22 #define AXP22X_DCDC3_V_OUT 0x23 #define AXP22X_DCDC4_V_OUT 0x24 #define AXP22X_DCDC5_V_OUT 0x25 #define AXP22X_DCDC23_V_RAMP_CTRL 0x27 #define AXP22X_ALDO1_V_OUT 0x28 #define AXP22X_ALDO2_V_OUT 0x29 #define AXP22X_ALDO3_V_OUT 0x2a #define AXP22X_CHRG_CTRL3 0x35 #define AXP313A_ON_INDICATE 0x00 #define AXP313A_OUTPUT_CONTROL 0x10 #define AXP313A_DCDC1_CONTROL 0x13 #define AXP313A_DCDC2_CONTROL 0x14 #define AXP313A_DCDC3_CONTROL 0x15 #define AXP313A_ALDO1_CONTROL 0x16 #define AXP313A_DLDO1_CONTROL 0x17 #define AXP313A_SHUTDOWN_CTRL 0x1a #define AXP313A_IRQ_EN 0x20 #define AXP313A_IRQ_STATE 0x21 #define AXP717_ON_INDICATE 0x00 #define AXP717_IRQ0_EN 0x40 #define AXP717_IRQ1_EN 0x41 #define AXP717_IRQ2_EN 0x42 #define AXP717_IRQ3_EN 0x43 #define AXP717_IRQ4_EN 0x44 #define AXP717_IRQ0_STATE 0x48 #define AXP717_IRQ1_STATE 0x49 #define AXP717_IRQ2_STATE 0x4a #define AXP717_IRQ3_STATE 0x4b #define AXP717_IRQ4_STATE 0x4c #define AXP717_DCDC_OUTPUT_CONTROL 0x80 #define AXP717_DCDC1_CONTROL 0x83 #define AXP717_DCDC2_CONTROL 0x84 #define AXP717_DCDC3_CONTROL 0x85 #define AXP717_DCDC4_CONTROL 0x86 #define AXP717_LDO0_OUTPUT_CONTROL 0x90 #define AXP717_LDO1_OUTPUT_CONTROL 0x91 #define AXP717_ALDO1_CONTROL 0x93 #define AXP717_ALDO2_CONTROL 0x94 #define AXP717_ALDO3_CONTROL 0x95 #define AXP717_ALDO4_CONTROL 0x96 #define AXP717_BLDO1_CONTROL 0x97 #define AXP717_BLDO2_CONTROL 0x98 #define AXP717_BLDO3_CONTROL 0x99 #define AXP717_BLDO4_CONTROL 0x9a #define AXP717_CLDO1_CONTROL 0x9b #define AXP717_CLDO2_CONTROL 0x9c #define AXP717_CLDO3_CONTROL 0x9d #define AXP717_CLDO4_CONTROL 0x9e #define AXP717_CPUSLDO_CONTROL 0x9f #define AXP806_STARTUP_SRC 0x00 #define AXP806_CHIP_ID 0x03 #define AXP806_PWR_OUT_CTRL1 0x10 #define AXP806_PWR_OUT_CTRL2 0x11 #define AXP806_DCDCA_V_CTRL 0x12 #define AXP806_DCDCB_V_CTRL 0x13 #define AXP806_DCDCC_V_CTRL 0x14 #define AXP806_DCDCD_V_CTRL 0x15 #define AXP806_DCDCE_V_CTRL 0x16 #define AXP806_ALDO1_V_CTRL 0x17 #define AXP806_ALDO2_V_CTRL 0x18 #define AXP806_ALDO3_V_CTRL 0x19 #define AXP806_DCDC_MODE_CTRL1 0x1a #define AXP806_DCDC_MODE_CTRL2 0x1b #define AXP806_DCDC_FREQ_CTRL 0x1c #define AXP806_BLDO1_V_CTRL 0x20 #define AXP806_BLDO2_V_CTRL 0x21 #define AXP806_BLDO3_V_CTRL 0x22 #define AXP806_BLDO4_V_CTRL 0x23 #define AXP806_CLDO1_V_CTRL 0x24 #define AXP806_CLDO2_V_CTRL 0x25 #define AXP806_CLDO3_V_CTRL 0x26 #define AXP806_VREF_TEMP_WARN_L 0xf3 #define AXP806_BUS_ADDR_EXT 0xfe #define AXP806_REG_ADDR_EXT 0xff #define AXP803_POLYPHASE_CTRL 0x14 #define AXP803_FLDO1_V_OUT 0x1c #define AXP803_FLDO2_V_OUT 0x1d #define AXP803_DCDC1_V_OUT 0x20 #define AXP803_DCDC2_V_OUT 0x21 #define AXP803_DCDC3_V_OUT 0x22 #define AXP803_DCDC4_V_OUT 0x23 #define AXP803_DCDC5_V_OUT 0x24 #define AXP803_DCDC6_V_OUT 0x25 #define AXP803_DCDC_FREQ_CTRL 0x3b /* Other DCDC regulator control registers are the same as AXP803 */ #define AXP813_DCDC7_V_OUT 0x26 #define AXP15060_STARTUP_SRC 0x00 #define AXP15060_PWR_OUT_CTRL1 0x10 #define AXP15060_PWR_OUT_CTRL2 0x11 #define AXP15060_PWR_OUT_CTRL3 0x12 #define AXP15060_DCDC1_V_CTRL 0x13 #define AXP15060_DCDC2_V_CTRL 0x14 #define AXP15060_DCDC3_V_CTRL 0x15 #define AXP15060_DCDC4_V_CTRL 0x16 #define AXP15060_DCDC5_V_CTRL 0x17 #define AXP15060_DCDC6_V_CTRL 0x18 #define AXP15060_ALDO1_V_CTRL 0x19 #define AXP15060_DCDC_MODE_CTRL1 0x1a #define AXP15060_DCDC_MODE_CTRL2 0x1b #define AXP15060_OUTPUT_MONITOR_DISCHARGE 0x1e #define AXP15060_IRQ_PWROK_VOFF 0x1f #define AXP15060_ALDO2_V_CTRL 0x20 #define AXP15060_ALDO3_V_CTRL 0x21 #define AXP15060_ALDO4_V_CTRL 0x22 #define AXP15060_ALDO5_V_CTRL 0x23 #define AXP15060_BLDO1_V_CTRL 0x24 #define AXP15060_BLDO2_V_CTRL 0x25 #define AXP15060_BLDO3_V_CTRL 0x26 #define AXP15060_BLDO4_V_CTRL 0x27 #define AXP15060_BLDO5_V_CTRL 0x28 #define AXP15060_CLDO1_V_CTRL 0x29 #define AXP15060_CLDO2_V_CTRL 0x2a #define AXP15060_CLDO3_V_CTRL 0x2b #define AXP15060_CLDO4_V_CTRL 0x2d #define AXP15060_CPUSLDO_V_CTRL 0x2e #define AXP15060_PWR_WAKEUP_CTRL 0x31 #define AXP15060_PWR_DISABLE_DOWN_SEQ 0x32 #define AXP15060_PEK_KEY 0x36 /* Interrupt */ #define AXP152_IRQ1_EN 0x40 #define AXP152_IRQ2_EN 0x41 #define AXP152_IRQ3_EN 0x42 #define AXP152_IRQ1_STATE 0x48 #define AXP152_IRQ2_STATE 0x49 #define AXP152_IRQ3_STATE 0x4a #define AXP192_IRQ1_EN 0x40 #define AXP192_IRQ2_EN 0x41 #define AXP192_IRQ3_EN 0x42 #define AXP192_IRQ4_EN 0x43 #define AXP192_IRQ1_STATE 0x44 #define AXP192_IRQ2_STATE 0x45 #define AXP192_IRQ3_STATE 0x46 #define AXP192_IRQ4_STATE 0x47 #define AXP192_IRQ5_EN 0x4a #define AXP192_IRQ5_STATE 0x4d #define AXP20X_IRQ1_EN 0x40 #define AXP20X_IRQ2_EN 0x41 #define AXP20X_IRQ3_EN 0x42 #define AXP20X_IRQ4_EN 0x43 #define AXP20X_IRQ5_EN 0x44 #define AXP20X_IRQ6_EN 0x45 #define AXP20X_IRQ1_STATE 0x48 #define AXP20X_IRQ2_STATE 0x49 #define AXP20X_IRQ3_STATE 0x4a #define AXP20X_IRQ4_STATE 0x4b #define AXP20X_IRQ5_STATE 0x4c #define AXP20X_IRQ6_STATE 0x4d #define AXP15060_IRQ1_EN 0x40 #define AXP15060_IRQ2_EN 0x41 #define AXP15060_IRQ1_STATE 0x48 #define AXP15060_IRQ2_STATE 0x49 /* ADC */ #define AXP192_GPIO2_V_ADC_H 0x68 #define AXP192_GPIO2_V_ADC_L 0x69 #define AXP192_GPIO3_V_ADC_H 0x6a #define AXP192_GPIO3_V_ADC_L 0x6b #define AXP20X_ACIN_V_ADC_H 0x56 #define AXP20X_ACIN_V_ADC_L 0x57 #define AXP20X_ACIN_I_ADC_H 0x58 #define AXP20X_ACIN_I_ADC_L 0x59 #define AXP20X_VBUS_V_ADC_H 0x5a #define AXP20X_VBUS_V_ADC_L 0x5b #define AXP20X_VBUS_I_ADC_H 0x5c #define AXP20X_VBUS_I_ADC_L 0x5d #define AXP20X_TEMP_ADC_H 0x5e #define AXP20X_TEMP_ADC_L 0x5f #define AXP20X_TS_IN_H 0x62 #define AXP20X_TS_IN_L 0x63 #define AXP20X_GPIO0_V_ADC_H 0x64 #define AXP20X_GPIO0_V_ADC_L 0x65 #define AXP20X_GPIO1_V_ADC_H 0x66 #define AXP20X_GPIO1_V_ADC_L 0x67 #define AXP20X_PWR_BATT_H 0x70 #define AXP20X_PWR_BATT_M 0x71 #define AXP20X_PWR_BATT_L 0x72 #define AXP20X_BATT_V_H 0x78 #define AXP20X_BATT_V_L 0x79 #define AXP20X_BATT_CHRG_I_H 0x7a #define AXP20X_BATT_CHRG_I_L 0x7b #define AXP20X_BATT_DISCHRG_I_H 0x7c #define AXP20X_BATT_DISCHRG_I_L 0x7d #define AXP20X_IPSOUT_V_HIGH_H 0x7e #define AXP20X_IPSOUT_V_HIGH_L 0x7f /* Power supply */ #define AXP192_GPIO30_IN_RANGE 0x85 #define AXP20X_DCDC_MODE 0x80 #define AXP20X_ADC_EN1 0x82 #define AXP20X_ADC_EN2 0x83 #define AXP20X_ADC_RATE 0x84 #define AXP20X_GPIO10_IN_RANGE 0x85 #define AXP20X_GPIO1_ADC_IRQ_RIS 0x86 #define AXP20X_GPIO1_ADC_IRQ_FAL 0x87 #define AXP20X_TIMER_CTRL 0x8a #define AXP20X_VBUS_MON 0x8b #define AXP20X_OVER_TMP 0x8f #define AXP22X_PWREN_CTRL1 0x8c #define AXP22X_PWREN_CTRL2 0x8d /* GPIO */ #define AXP152_GPIO0_CTRL 0x90 #define AXP152_GPIO1_CTRL 0x91 #define AXP152_GPIO2_CTRL 0x92 #define AXP152_GPIO3_CTRL 0x93 #define AXP152_LDOGPIO2_V_OUT 0x96 #define AXP152_GPIO_INPUT 0x97 #define AXP152_PWM0_FREQ_X 0x98 #define AXP152_PWM0_FREQ_Y 0x99 #define AXP152_PWM0_DUTY_CYCLE 0x9a #define AXP152_PWM1_FREQ_X 0x9b #define AXP152_PWM1_FREQ_Y 0x9c #define AXP152_PWM1_DUTY_CYCLE 0x9d #define AXP192_GPIO0_CTRL 0x90 #define AXP192_LDO_IO0_V_OUT 0x91 #define AXP192_GPIO1_CTRL 0x92 #define AXP192_GPIO2_CTRL 0x93 #define AXP192_GPIO2_0_STATE 0x94 #define AXP192_GPIO4_3_CTRL 0x95 #define AXP192_GPIO4_3_STATE 0x96 #define AXP192_GPIO2_0_PULL 0x97 #define AXP192_N_RSTO_CTRL 0x9e #define AXP20X_GPIO0_CTRL 0x90 #define AXP20X_LDO5_V_OUT 0x91 #define AXP20X_GPIO1_CTRL 0x92 #define AXP20X_GPIO2_CTRL 0x93 #define AXP20X_GPIO20_SS 0x94 #define AXP20X_GPIO3_CTRL 0x95 #define AXP22X_LDO_IO0_V_OUT 0x91 #define AXP22X_LDO_IO1_V_OUT 0x93 #define AXP22X_GPIO_STATE 0x94 #define AXP22X_GPIO_PULL_DOWN 0x95 #define AXP15060_CLDO4_GPIO2_MODESET 0x2c /* Battery */ #define AXP20X_CHRG_CC_31_24 0xb0 #define AXP20X_CHRG_CC_23_16 0xb1 #define AXP20X_CHRG_CC_15_8 0xb2 #define AXP20X_CHRG_CC_7_0 0xb3 #define AXP20X_DISCHRG_CC_31_24 0xb4 #define AXP20X_DISCHRG_CC_23_16 0xb5 #define AXP20X_DISCHRG_CC_15_8 0xb6 #define AXP20X_DISCHRG_CC_7_0 0xb7 #define AXP20X_CC_CTRL 0xb8 #define AXP20X_FG_RES 0xb9 /* OCV */ #define AXP20X_RDC_H 0xba #define AXP20X_RDC_L 0xbb #define AXP20X_OCV(m) (0xc0 + (m)) #define AXP20X_OCV_MAX 0xf /* AXP22X specific registers */ #define AXP22X_PMIC_TEMP_H 0x56 #define AXP22X_PMIC_TEMP_L 0x57 #define AXP22X_TS_ADC_H 0x58 #define AXP22X_TS_ADC_L 0x59 #define AXP22X_BATLOW_THRES1 0xe6 /* AXP288/AXP803 specific registers */ #define AXP288_POWER_REASON 0x02 #define AXP288_BC_GLOBAL 0x2c #define AXP288_BC_VBUS_CNTL 0x2d #define AXP288_BC_USB_STAT 0x2e #define AXP288_BC_DET_STAT 0x2f #define AXP288_PMIC_ADC_H 0x56 #define AXP288_PMIC_ADC_L 0x57 #define AXP288_TS_ADC_H 0x58 #define AXP288_TS_ADC_L 0x59 #define AXP288_GP_ADC_H 0x5a #define AXP288_GP_ADC_L 0x5b #define AXP288_ADC_TS_PIN_CTRL 0x84 #define AXP288_RT_BATT_V_H 0xa0 #define AXP288_RT_BATT_V_L 0xa1 #define AXP813_ACIN_PATH_CTRL 0x3a #define AXP813_ADC_RATE 0x85 /* Fuel Gauge */ #define AXP288_FG_RDC1_REG 0xba #define AXP288_FG_RDC0_REG 0xbb #define AXP288_FG_OCVH_REG 0xbc #define AXP288_FG_OCVL_REG 0xbd #define AXP288_FG_OCV_CURVE_REG 0xc0 #define AXP288_FG_DES_CAP1_REG 0xe0 #define AXP288_FG_DES_CAP0_REG 0xe1 #define AXP288_FG_CC_MTR1_REG 0xe2 #define AXP288_FG_CC_MTR0_REG 0xe3 #define AXP288_FG_OCV_CAP_REG 0xe4 #define AXP288_FG_CC_CAP_REG 0xe5 #define AXP288_FG_LOW_CAP_REG 0xe6 #define AXP288_FG_TUNE0 0xe8 #define AXP288_FG_TUNE1 0xe9 #define AXP288_FG_TUNE2 0xea #define AXP288_FG_TUNE3 0xeb #define AXP288_FG_TUNE4 0xec #define AXP288_FG_TUNE5 0xed /* Regulators IDs */ enum { AXP192_DCDC1 = 0, AXP192_DCDC2, AXP192_DCDC3, AXP192_LDO1, AXP192_LDO2, AXP192_LDO3, AXP192_LDO_IO0, AXP192_REG_ID_MAX }; enum { AXP20X_LDO1 = 0, AXP20X_LDO2, AXP20X_LDO3, AXP20X_LDO4, AXP20X_LDO5, AXP20X_DCDC2, AXP20X_DCDC3, AXP20X_REG_ID_MAX, }; enum { AXP22X_DCDC1 = 0, AXP22X_DCDC2, AXP22X_DCDC3, AXP22X_DCDC4, AXP22X_DCDC5, AXP22X_DC1SW, AXP22X_DC5LDO, AXP22X_ALDO1, AXP22X_ALDO2, AXP22X_ALDO3, AXP22X_ELDO1, AXP22X_ELDO2, AXP22X_ELDO3, AXP22X_DLDO1, AXP22X_DLDO2, AXP22X_DLDO3, AXP22X_DLDO4, AXP22X_RTC_LDO, AXP22X_LDO_IO0, AXP22X_LDO_IO1, AXP22X_REG_ID_MAX, }; enum { AXP313A_DCDC1 = 0, AXP313A_DCDC2, AXP313A_DCDC3, AXP313A_ALDO1, AXP313A_DLDO1, AXP313A_RTC_LDO, AXP313A_REG_ID_MAX, }; enum { AXP717_DCDC1 = 0, AXP717_DCDC2, AXP717_DCDC3, AXP717_DCDC4, AXP717_ALDO1, AXP717_ALDO2, AXP717_ALDO3, AXP717_ALDO4, AXP717_BLDO1, AXP717_BLDO2, AXP717_BLDO3, AXP717_BLDO4, AXP717_CLDO1, AXP717_CLDO2, AXP717_CLDO3, AXP717_CLDO4, AXP717_CPUSLDO, AXP717_REG_ID_MAX, }; enum { AXP806_DCDCA = 0, AXP806_DCDCB, AXP806_DCDCC, AXP806_DCDCD, AXP806_DCDCE, AXP806_ALDO1, AXP806_ALDO2, AXP806_ALDO3, AXP806_BLDO1, AXP806_BLDO2, AXP806_BLDO3, AXP806_BLDO4, AXP806_CLDO1, AXP806_CLDO2, AXP806_CLDO3, AXP806_SW, AXP806_REG_ID_MAX, }; enum { AXP809_DCDC1 = 0, AXP809_DCDC2, AXP809_DCDC3, AXP809_DCDC4, AXP809_DCDC5, AXP809_DC1SW, AXP809_DC5LDO, AXP809_ALDO1, AXP809_ALDO2, AXP809_ALDO3, AXP809_ELDO1, AXP809_ELDO2, AXP809_ELDO3, AXP809_DLDO1, AXP809_DLDO2, AXP809_RTC_LDO, AXP809_LDO_IO0, AXP809_LDO_IO1, AXP809_SW, AXP809_REG_ID_MAX, }; enum { AXP803_DCDC1 = 0, AXP803_DCDC2, AXP803_DCDC3, AXP803_DCDC4, AXP803_DCDC5, AXP803_DCDC6, AXP803_DC1SW, AXP803_ALDO1, AXP803_ALDO2, AXP803_ALDO3, AXP803_DLDO1, AXP803_DLDO2, AXP803_DLDO3, AXP803_DLDO4, AXP803_ELDO1, AXP803_ELDO2, AXP803_ELDO3, AXP803_FLDO1, AXP803_FLDO2, AXP803_RTC_LDO, AXP803_LDO_IO0, AXP803_LDO_IO1, AXP803_REG_ID_MAX, }; enum { AXP813_DCDC1 = 0, AXP813_DCDC2, AXP813_DCDC3, AXP813_DCDC4, AXP813_DCDC5, AXP813_DCDC6, AXP813_DCDC7, AXP813_ALDO1, AXP813_ALDO2, AXP813_ALDO3, AXP813_DLDO1, AXP813_DLDO2, AXP813_DLDO3, AXP813_DLDO4, AXP813_ELDO1, AXP813_ELDO2, AXP813_ELDO3, AXP813_FLDO1, AXP813_FLDO2, AXP813_FLDO3, AXP813_RTC_LDO, AXP813_LDO_IO0, AXP813_LDO_IO1, AXP813_SW, AXP813_REG_ID_MAX, }; enum { AXP15060_DCDC1 = 0, AXP15060_DCDC2, AXP15060_DCDC3, AXP15060_DCDC4, AXP15060_DCDC5, AXP15060_DCDC6, AXP15060_ALDO1, AXP15060_ALDO2, AXP15060_ALDO3, AXP15060_ALDO4, AXP15060_ALDO5, AXP15060_BLDO1, AXP15060_BLDO2, AXP15060_BLDO3, AXP15060_BLDO4, AXP15060_BLDO5, AXP15060_CLDO1, AXP15060_CLDO2, AXP15060_CLDO3, AXP15060_CLDO4, AXP15060_CPUSLDO, AXP15060_SW, AXP15060_RTC_LDO, AXP15060_REG_ID_MAX, }; /* IRQs */ enum { AXP152_IRQ_LDO0IN_CONNECT = 1, AXP152_IRQ_LDO0IN_REMOVAL, AXP152_IRQ_ALDO0IN_CONNECT, AXP152_IRQ_ALDO0IN_REMOVAL, AXP152_IRQ_DCDC1_V_LOW, AXP152_IRQ_DCDC2_V_LOW, AXP152_IRQ_DCDC3_V_LOW, AXP152_IRQ_DCDC4_V_LOW, AXP152_IRQ_PEK_SHORT, AXP152_IRQ_PEK_LONG, AXP152_IRQ_TIMER, /* out of bit order to make sure the press event is handled first */ AXP152_IRQ_PEK_FAL_EDGE, AXP152_IRQ_PEK_RIS_EDGE, AXP152_IRQ_GPIO3_INPUT, AXP152_IRQ_GPIO2_INPUT, AXP152_IRQ_GPIO1_INPUT, AXP152_IRQ_GPIO0_INPUT, }; enum axp192_irqs { AXP192_IRQ_ACIN_OVER_V = 1, AXP192_IRQ_ACIN_PLUGIN, AXP192_IRQ_ACIN_REMOVAL, AXP192_IRQ_VBUS_OVER_V, AXP192_IRQ_VBUS_PLUGIN, AXP192_IRQ_VBUS_REMOVAL, AXP192_IRQ_VBUS_V_LOW, AXP192_IRQ_BATT_PLUGIN, AXP192_IRQ_BATT_REMOVAL, AXP192_IRQ_BATT_ENT_ACT_MODE, AXP192_IRQ_BATT_EXIT_ACT_MODE, AXP192_IRQ_CHARG, AXP192_IRQ_CHARG_DONE, AXP192_IRQ_BATT_TEMP_HIGH, AXP192_IRQ_BATT_TEMP_LOW, AXP192_IRQ_DIE_TEMP_HIGH, AXP192_IRQ_CHARG_I_LOW, AXP192_IRQ_DCDC1_V_LONG, AXP192_IRQ_DCDC2_V_LONG, AXP192_IRQ_DCDC3_V_LONG, AXP192_IRQ_PEK_SHORT = 22, AXP192_IRQ_PEK_LONG, AXP192_IRQ_N_OE_PWR_ON, AXP192_IRQ_N_OE_PWR_OFF, AXP192_IRQ_VBUS_VALID, AXP192_IRQ_VBUS_NOT_VALID, AXP192_IRQ_VBUS_SESS_VALID, AXP192_IRQ_VBUS_SESS_END, AXP192_IRQ_LOW_PWR_LVL = 31, AXP192_IRQ_TIMER, AXP192_IRQ_GPIO2_INPUT = 37, AXP192_IRQ_GPIO1_INPUT, AXP192_IRQ_GPIO0_INPUT, }; enum { AXP20X_IRQ_ACIN_OVER_V = 1, AXP20X_IRQ_ACIN_PLUGIN, AXP20X_IRQ_ACIN_REMOVAL, AXP20X_IRQ_VBUS_OVER_V, AXP20X_IRQ_VBUS_PLUGIN, AXP20X_IRQ_VBUS_REMOVAL, AXP20X_IRQ_VBUS_V_LOW, AXP20X_IRQ_BATT_PLUGIN, AXP20X_IRQ_BATT_REMOVAL, AXP20X_IRQ_BATT_ENT_ACT_MODE, AXP20X_IRQ_BATT_EXIT_ACT_MODE, AXP20X_IRQ_CHARG, AXP20X_IRQ_CHARG_DONE, AXP20X_IRQ_BATT_TEMP_HIGH, AXP20X_IRQ_BATT_TEMP_LOW, AXP20X_IRQ_DIE_TEMP_HIGH, AXP20X_IRQ_CHARG_I_LOW, AXP20X_IRQ_DCDC1_V_LONG, AXP20X_IRQ_DCDC2_V_LONG, AXP20X_IRQ_DCDC3_V_LONG, AXP20X_IRQ_PEK_SHORT = 22, AXP20X_IRQ_PEK_LONG, AXP20X_IRQ_N_OE_PWR_ON, AXP20X_IRQ_N_OE_PWR_OFF, AXP20X_IRQ_VBUS_VALID, AXP20X_IRQ_VBUS_NOT_VALID, AXP20X_IRQ_VBUS_SESS_VALID, AXP20X_IRQ_VBUS_SESS_END, AXP20X_IRQ_LOW_PWR_LVL1, AXP20X_IRQ_LOW_PWR_LVL2, AXP20X_IRQ_TIMER, /* out of bit order to make sure the press event is handled first */ AXP20X_IRQ_PEK_FAL_EDGE, AXP20X_IRQ_PEK_RIS_EDGE, AXP20X_IRQ_GPIO3_INPUT, AXP20X_IRQ_GPIO2_INPUT, AXP20X_IRQ_GPIO1_INPUT, AXP20X_IRQ_GPIO0_INPUT, }; enum axp22x_irqs { AXP22X_IRQ_ACIN_OVER_V = 1, AXP22X_IRQ_ACIN_PLUGIN, AXP22X_IRQ_ACIN_REMOVAL, AXP22X_IRQ_VBUS_OVER_V, AXP22X_IRQ_VBUS_PLUGIN, AXP22X_IRQ_VBUS_REMOVAL, AXP22X_IRQ_VBUS_V_LOW, AXP22X_IRQ_BATT_PLUGIN, AXP22X_IRQ_BATT_REMOVAL, AXP22X_IRQ_BATT_ENT_ACT_MODE, AXP22X_IRQ_BATT_EXIT_ACT_MODE, AXP22X_IRQ_CHARG, AXP22X_IRQ_CHARG_DONE, AXP22X_IRQ_BATT_TEMP_HIGH, AXP22X_IRQ_BATT_TEMP_LOW, AXP22X_IRQ_DIE_TEMP_HIGH, AXP22X_IRQ_PEK_SHORT, AXP22X_IRQ_PEK_LONG, AXP22X_IRQ_LOW_PWR_LVL1, AXP22X_IRQ_LOW_PWR_LVL2, AXP22X_IRQ_TIMER, /* out of bit order to make sure the press event is handled first */ AXP22X_IRQ_PEK_FAL_EDGE, AXP22X_IRQ_PEK_RIS_EDGE, AXP22X_IRQ_GPIO1_INPUT, AXP22X_IRQ_GPIO0_INPUT, }; enum axp288_irqs { AXP288_IRQ_VBUS_FALL = 2, AXP288_IRQ_VBUS_RISE, AXP288_IRQ_OV, AXP288_IRQ_FALLING_ALT, AXP288_IRQ_RISING_ALT, AXP288_IRQ_OV_ALT, AXP288_IRQ_DONE = 10, AXP288_IRQ_CHARGING, AXP288_IRQ_SAFE_QUIT, AXP288_IRQ_SAFE_ENTER, AXP288_IRQ_ABSENT, AXP288_IRQ_APPEND, AXP288_IRQ_QWBTU, AXP288_IRQ_WBTU, AXP288_IRQ_QWBTO, AXP288_IRQ_WBTO, AXP288_IRQ_QCBTU, AXP288_IRQ_CBTU, AXP288_IRQ_QCBTO, AXP288_IRQ_CBTO, AXP288_IRQ_WL2, AXP288_IRQ_WL1, AXP288_IRQ_GPADC, AXP288_IRQ_OT = 31, AXP288_IRQ_GPIO0, AXP288_IRQ_GPIO1, AXP288_IRQ_POKO, AXP288_IRQ_POKL, AXP288_IRQ_POKS, AXP288_IRQ_POKN, AXP288_IRQ_POKP, AXP288_IRQ_TIMER, AXP288_IRQ_MV_CHNG, AXP288_IRQ_BC_USB_CHNG, }; enum axp313a_irqs { AXP313A_IRQ_DIE_TEMP_HIGH, AXP313A_IRQ_DCDC2_V_LOW = 2, AXP313A_IRQ_DCDC3_V_LOW, AXP313A_IRQ_PEK_LONG, AXP313A_IRQ_PEK_SHORT, AXP313A_IRQ_PEK_FAL_EDGE, AXP313A_IRQ_PEK_RIS_EDGE, }; enum axp717_irqs { AXP717_IRQ_VBUS_FAULT, AXP717_IRQ_VBUS_OVER_V, AXP717_IRQ_BOOST_OVER_V, AXP717_IRQ_GAUGE_NEW_SOC = 4, AXP717_IRQ_SOC_DROP_LVL1 = 6, AXP717_IRQ_SOC_DROP_LVL2, AXP717_IRQ_PEK_RIS_EDGE, AXP717_IRQ_PEK_FAL_EDGE, AXP717_IRQ_PEK_LONG, AXP717_IRQ_PEK_SHORT, AXP717_IRQ_BATT_REMOVAL, AXP717_IRQ_BATT_PLUGIN, AXP717_IRQ_VBUS_REMOVAL, AXP717_IRQ_VBUS_PLUGIN, AXP717_IRQ_BATT_OVER_V, AXP717_IRQ_CHARG_TIMER, AXP717_IRQ_DIE_TEMP_HIGH, AXP717_IRQ_CHARG, AXP717_IRQ_CHARG_DONE, AXP717_IRQ_BATT_OVER_CURR, AXP717_IRQ_LDO_OVER_CURR, AXP717_IRQ_WDOG_EXPIRE, AXP717_IRQ_BATT_ACT_TEMP_LOW, AXP717_IRQ_BATT_ACT_TEMP_HIGH, AXP717_IRQ_BATT_CHG_TEMP_LOW, AXP717_IRQ_BATT_CHG_TEMP_HIGH, AXP717_IRQ_BATT_QUIT_TEMP_HIGH, AXP717_IRQ_BC_USB_CHNG = 30, AXP717_IRQ_BC_USB_DONE, AXP717_IRQ_TYPEC_PLUGIN = 37, AXP717_IRQ_TYPEC_REMOVE, }; enum axp803_irqs { AXP803_IRQ_ACIN_OVER_V = 1, AXP803_IRQ_ACIN_PLUGIN, AXP803_IRQ_ACIN_REMOVAL, AXP803_IRQ_VBUS_OVER_V, AXP803_IRQ_VBUS_PLUGIN, AXP803_IRQ_VBUS_REMOVAL, AXP803_IRQ_BATT_PLUGIN, AXP803_IRQ_BATT_REMOVAL, AXP803_IRQ_BATT_ENT_ACT_MODE, AXP803_IRQ_BATT_EXIT_ACT_MODE, AXP803_IRQ_CHARG, AXP803_IRQ_CHARG_DONE, AXP803_IRQ_BATT_CHG_TEMP_HIGH, AXP803_IRQ_BATT_CHG_TEMP_HIGH_END, AXP803_IRQ_BATT_CHG_TEMP_LOW, AXP803_IRQ_BATT_CHG_TEMP_LOW_END, AXP803_IRQ_BATT_ACT_TEMP_HIGH, AXP803_IRQ_BATT_ACT_TEMP_HIGH_END, AXP803_IRQ_BATT_ACT_TEMP_LOW, AXP803_IRQ_BATT_ACT_TEMP_LOW_END, AXP803_IRQ_DIE_TEMP_HIGH, AXP803_IRQ_GPADC, AXP803_IRQ_LOW_PWR_LVL1, AXP803_IRQ_LOW_PWR_LVL2, AXP803_IRQ_TIMER, /* out of bit order to make sure the press event is handled first */ AXP803_IRQ_PEK_FAL_EDGE, AXP803_IRQ_PEK_RIS_EDGE, AXP803_IRQ_PEK_SHORT, AXP803_IRQ_PEK_LONG, AXP803_IRQ_PEK_OVER_OFF, AXP803_IRQ_GPIO1_INPUT, AXP803_IRQ_GPIO0_INPUT, AXP803_IRQ_BC_USB_CHNG, AXP803_IRQ_MV_CHNG, }; enum axp806_irqs { AXP806_IRQ_DIE_TEMP_HIGH_LV1, AXP806_IRQ_DIE_TEMP_HIGH_LV2, AXP806_IRQ_DCDCA_V_LOW, AXP806_IRQ_DCDCB_V_LOW, AXP806_IRQ_DCDCC_V_LOW, AXP806_IRQ_DCDCD_V_LOW, AXP806_IRQ_DCDCE_V_LOW, AXP806_IRQ_POK_LONG, AXP806_IRQ_POK_SHORT, AXP806_IRQ_WAKEUP, AXP806_IRQ_POK_FALL, AXP806_IRQ_POK_RISE, }; enum axp809_irqs { AXP809_IRQ_ACIN_OVER_V = 1, AXP809_IRQ_ACIN_PLUGIN, AXP809_IRQ_ACIN_REMOVAL, AXP809_IRQ_VBUS_OVER_V, AXP809_IRQ_VBUS_PLUGIN, AXP809_IRQ_VBUS_REMOVAL, AXP809_IRQ_VBUS_V_LOW, AXP809_IRQ_BATT_PLUGIN, AXP809_IRQ_BATT_REMOVAL, AXP809_IRQ_BATT_ENT_ACT_MODE, AXP809_IRQ_BATT_EXIT_ACT_MODE, AXP809_IRQ_CHARG, AXP809_IRQ_CHARG_DONE, AXP809_IRQ_BATT_CHG_TEMP_HIGH, AXP809_IRQ_BATT_CHG_TEMP_HIGH_END, AXP809_IRQ_BATT_CHG_TEMP_LOW, AXP809_IRQ_BATT_CHG_TEMP_LOW_END, AXP809_IRQ_BATT_ACT_TEMP_HIGH, AXP809_IRQ_BATT_ACT_TEMP_HIGH_END, AXP809_IRQ_BATT_ACT_TEMP_LOW, AXP809_IRQ_BATT_ACT_TEMP_LOW_END, AXP809_IRQ_DIE_TEMP_HIGH, AXP809_IRQ_LOW_PWR_LVL1, AXP809_IRQ_LOW_PWR_LVL2, AXP809_IRQ_TIMER, /* out of bit order to make sure the press event is handled first */ AXP809_IRQ_PEK_FAL_EDGE, AXP809_IRQ_PEK_RIS_EDGE, AXP809_IRQ_PEK_SHORT, AXP809_IRQ_PEK_LONG, AXP809_IRQ_PEK_OVER_OFF, AXP809_IRQ_GPIO1_INPUT, AXP809_IRQ_GPIO0_INPUT, }; enum axp15060_irqs { AXP15060_IRQ_DIE_TEMP_HIGH_LV1 = 1, AXP15060_IRQ_DIE_TEMP_HIGH_LV2, AXP15060_IRQ_DCDC1_V_LOW, AXP15060_IRQ_DCDC2_V_LOW, AXP15060_IRQ_DCDC3_V_LOW, AXP15060_IRQ_DCDC4_V_LOW, AXP15060_IRQ_DCDC5_V_LOW, AXP15060_IRQ_DCDC6_V_LOW, AXP15060_IRQ_PEK_LONG, AXP15060_IRQ_PEK_SHORT, AXP15060_IRQ_GPIO1_INPUT, AXP15060_IRQ_PEK_FAL_EDGE, AXP15060_IRQ_PEK_RIS_EDGE, AXP15060_IRQ_GPIO2_INPUT, }; struct axp20x_dev { struct device *dev; int irq; unsigned long irq_flags; struct regmap *regmap; struct regmap_irq_chip_data *regmap_irqc; long variant; int nr_cells; const struct mfd_cell *cells; const struct regmap_config *regmap_cfg; const struct regmap_irq_chip *regmap_irq_chip; }; /* generic helper function for reading 9-16 bit wide regs */ static inline int axp20x_read_variable_width(struct regmap *regmap, unsigned int reg, unsigned int width) { unsigned int reg_val, result; int err; err = regmap_read(regmap, reg, ®_val); if (err) return err; result = reg_val << (width - 8); err = regmap_read(regmap, reg + 1, ®_val); if (err) return err; result |= reg_val; return result; } /** * axp20x_match_device(): Setup axp20x variant related fields * * @axp20x: axp20x device to setup (.dev field must be set) * @dev: device associated with this axp20x device * * This lets the axp20x core configure the mfd cells and register maps * for later use. */ int axp20x_match_device(struct axp20x_dev *axp20x); /** * axp20x_device_probe(): Probe a configured axp20x device * * @axp20x: axp20x device to probe (must be configured) * * This function lets the axp20x core register the axp20x mfd devices * and irqchip. The axp20x device passed in must be fully configured * with axp20x_match_device, its irq set, and regmap created. */ int axp20x_device_probe(struct axp20x_dev *axp20x); /** * axp20x_device_remove(): Remove a axp20x device * * @axp20x: axp20x device to remove * * This tells the axp20x core to remove the associated mfd devices */ void axp20x_device_remove(struct axp20x_dev *axp20x); #endif /* __LINUX_MFD_AXP20X_H */
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with Cregit http://github.com/cregit/cregit
Version 2.0-RC1