Author | Tokens | Token Proportion | Commits | Commit Proportion |
---|---|---|---|---|
Ajit Kumar Pandey | 1411 | 85.98% | 4 | 30.77% |
V Sujith Kumar Reddy | 128 | 7.80% | 2 | 15.38% |
Vijendar Mukunda | 45 | 2.74% | 1 | 7.69% |
Syed Saba kareem | 43 | 2.62% | 2 | 15.38% |
Charles Keepax | 5 | 0.30% | 1 | 7.69% |
Venkata Prasad Potturu | 5 | 0.30% | 1 | 7.69% |
Yang Yingliang | 3 | 0.18% | 1 | 7.69% |
Nathan Chancellor | 1 | 0.06% | 1 | 7.69% |
Total | 1641 | 13 |
// SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause) // // This file is provided under a dual BSD/GPLv2 license. When using or // redistributing this file, you may do so under either license. // // Copyright(c) 2021 Advanced Micro Devices, Inc. // // Authors: Ajit Kumar Pandey <AjitKumar.Pandey@amd.com> /* * Generic interface for ACP audio blck PCM component */ #include <linux/platform_device.h> #include <linux/module.h> #include <linux/err.h> #include <linux/io.h> #include <sound/pcm_params.h> #include <sound/soc.h> #include <sound/soc-dai.h> #include <linux/dma-mapping.h> #include "amd.h" #include "../mach-config.h" #include "acp-mach.h" #define DRV_NAME "acp_i2s_dma" static const struct snd_pcm_hardware acp_pcm_hardware_playback = { .info = SNDRV_PCM_INFO_INTERLEAVED | SNDRV_PCM_INFO_BLOCK_TRANSFER | SNDRV_PCM_INFO_BATCH | SNDRV_PCM_INFO_MMAP | SNDRV_PCM_INFO_MMAP_VALID | SNDRV_PCM_INFO_PAUSE | SNDRV_PCM_INFO_RESUME, .formats = SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S8 | SNDRV_PCM_FMTBIT_U8 | SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S32_LE, .channels_min = 2, .channels_max = 8, .rates = SNDRV_PCM_RATE_8000_96000, .rate_min = 8000, .rate_max = 96000, .buffer_bytes_max = PLAYBACK_MAX_NUM_PERIODS * PLAYBACK_MAX_PERIOD_SIZE, .period_bytes_min = PLAYBACK_MIN_PERIOD_SIZE, .period_bytes_max = PLAYBACK_MAX_PERIOD_SIZE, .periods_min = PLAYBACK_MIN_NUM_PERIODS, .periods_max = PLAYBACK_MAX_NUM_PERIODS, }; static const struct snd_pcm_hardware acp_pcm_hardware_capture = { .info = SNDRV_PCM_INFO_INTERLEAVED | SNDRV_PCM_INFO_BLOCK_TRANSFER | SNDRV_PCM_INFO_BATCH | SNDRV_PCM_INFO_MMAP | SNDRV_PCM_INFO_MMAP_VALID | SNDRV_PCM_INFO_PAUSE | SNDRV_PCM_INFO_RESUME, .formats = SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S8 | SNDRV_PCM_FMTBIT_U8 | SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S32_LE, .channels_min = 2, .channels_max = 2, .rates = SNDRV_PCM_RATE_8000_48000, .rate_min = 8000, .rate_max = 48000, .buffer_bytes_max = CAPTURE_MAX_NUM_PERIODS * CAPTURE_MAX_PERIOD_SIZE, .period_bytes_min = CAPTURE_MIN_PERIOD_SIZE, .period_bytes_max = CAPTURE_MAX_PERIOD_SIZE, .periods_min = CAPTURE_MIN_NUM_PERIODS, .periods_max = CAPTURE_MAX_NUM_PERIODS, }; int acp_machine_select(struct acp_dev_data *adata) { struct snd_soc_acpi_mach *mach; int size, platform; if (adata->flag == FLAG_AMD_LEGACY_ONLY_DMIC) { platform = adata->platform; adata->mach_dev = platform_device_register_data(adata->dev, "acp-pdm-mach", PLATFORM_DEVID_NONE, &platform, sizeof(platform)); } else { size = sizeof(*adata->machines); mach = snd_soc_acpi_find_machine(adata->machines); if (!mach) { dev_err(adata->dev, "warning: No matching ASoC machine driver found\n"); return -EINVAL; } adata->mach_dev = platform_device_register_data(adata->dev, mach->drv_name, PLATFORM_DEVID_NONE, mach, size); } if (IS_ERR(adata->mach_dev)) dev_warn(adata->dev, "Unable to register Machine device\n"); return 0; } EXPORT_SYMBOL_NS_GPL(acp_machine_select, SND_SOC_ACP_COMMON); static irqreturn_t i2s_irq_handler(int irq, void *data) { struct acp_dev_data *adata = data; struct acp_resource *rsrc = adata->rsrc; struct acp_stream *stream; u16 i2s_flag = 0; u32 ext_intr_stat, ext_intr_stat1; if (!adata) return IRQ_NONE; if (adata->rsrc->no_of_ctrls == 2) ext_intr_stat1 = readl(ACP_EXTERNAL_INTR_STAT(adata, (rsrc->irqp_used - 1))); ext_intr_stat = readl(ACP_EXTERNAL_INTR_STAT(adata, rsrc->irqp_used)); spin_lock(&adata->acp_lock); list_for_each_entry(stream, &adata->stream_list, list) { if (ext_intr_stat & stream->irq_bit) { writel(stream->irq_bit, ACP_EXTERNAL_INTR_STAT(adata, rsrc->irqp_used)); snd_pcm_period_elapsed(stream->substream); i2s_flag = 1; } if (adata->rsrc->no_of_ctrls == 2) { if (ext_intr_stat1 & stream->irq_bit) { writel(stream->irq_bit, ACP_EXTERNAL_INTR_STAT(adata, (rsrc->irqp_used - 1))); snd_pcm_period_elapsed(stream->substream); i2s_flag = 1; } } } spin_unlock(&adata->acp_lock); if (i2s_flag) return IRQ_HANDLED; return IRQ_NONE; } void config_pte_for_stream(struct acp_dev_data *adata, struct acp_stream *stream) { struct acp_resource *rsrc = adata->rsrc; u32 pte_reg, pte_size, reg_val; /* Use ATU base Group5 */ pte_reg = ACPAXI2AXI_ATU_BASE_ADDR_GRP_5; pte_size = ACPAXI2AXI_ATU_PAGE_SIZE_GRP_5; stream->reg_offset = 0x02000000; /* Group Enable */ reg_val = rsrc->sram_pte_offset; writel(reg_val | BIT(31), adata->acp_base + pte_reg); writel(PAGE_SIZE_4K_ENABLE, adata->acp_base + pte_size); writel(0x01, adata->acp_base + ACPAXI2AXI_ATU_CTRL); } EXPORT_SYMBOL_NS_GPL(config_pte_for_stream, SND_SOC_ACP_COMMON); void config_acp_dma(struct acp_dev_data *adata, struct acp_stream *stream, int size) { struct snd_pcm_substream *substream = stream->substream; struct acp_resource *rsrc = adata->rsrc; dma_addr_t addr = substream->dma_buffer.addr; int num_pages = (PAGE_ALIGN(size) >> PAGE_SHIFT); u32 low, high, val; u16 page_idx; val = stream->pte_offset; for (page_idx = 0; page_idx < num_pages; page_idx++) { /* Load the low address of page int ACP SRAM through SRBM */ low = lower_32_bits(addr); high = upper_32_bits(addr); writel(low, adata->acp_base + rsrc->scratch_reg_offset + val); high |= BIT(31); writel(high, adata->acp_base + rsrc->scratch_reg_offset + val + 4); /* Move to next physically contiguous page */ val += 8; addr += PAGE_SIZE; } } EXPORT_SYMBOL_NS_GPL(config_acp_dma, SND_SOC_ACP_COMMON); static int acp_dma_open(struct snd_soc_component *component, struct snd_pcm_substream *substream) { struct snd_pcm_runtime *runtime = substream->runtime; struct device *dev = component->dev; struct acp_dev_data *adata = dev_get_drvdata(dev); struct acp_stream *stream; int ret; stream = kzalloc(sizeof(*stream), GFP_KERNEL); if (!stream) return -ENOMEM; stream->substream = substream; if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) runtime->hw = acp_pcm_hardware_playback; else runtime->hw = acp_pcm_hardware_capture; ret = snd_pcm_hw_constraint_step(runtime, 0, SNDRV_PCM_HW_PARAM_PERIOD_BYTES, DMA_SIZE); if (ret) { dev_err(component->dev, "set hw constraint HW_PARAM_PERIOD_BYTES failed\n"); kfree(stream); return ret; } ret = snd_pcm_hw_constraint_step(runtime, 0, SNDRV_PCM_HW_PARAM_BUFFER_BYTES, DMA_SIZE); if (ret) { dev_err(component->dev, "set hw constraint HW_PARAM_BUFFER_BYTES failed\n"); kfree(stream); return ret; } ret = snd_pcm_hw_constraint_integer(runtime, SNDRV_PCM_HW_PARAM_PERIODS); if (ret < 0) { dev_err(component->dev, "set integer constraint failed\n"); kfree(stream); return ret; } runtime->private_data = stream; writel(1, ACP_EXTERNAL_INTR_ENB(adata)); spin_lock_irq(&adata->acp_lock); list_add_tail(&stream->list, &adata->stream_list); spin_unlock_irq(&adata->acp_lock); return ret; } static int acp_dma_hw_params(struct snd_soc_component *component, struct snd_pcm_substream *substream, struct snd_pcm_hw_params *params) { struct acp_dev_data *adata = snd_soc_component_get_drvdata(component); struct acp_stream *stream = substream->runtime->private_data; u64 size = params_buffer_bytes(params); /* Configure ACP DMA block with params */ config_pte_for_stream(adata, stream); config_acp_dma(adata, stream, size); return 0; } static snd_pcm_uframes_t acp_dma_pointer(struct snd_soc_component *component, struct snd_pcm_substream *substream) { struct device *dev = component->dev; struct acp_dev_data *adata = dev_get_drvdata(dev); struct acp_stream *stream = substream->runtime->private_data; u32 pos, buffersize; u64 bytescount; buffersize = frames_to_bytes(substream->runtime, substream->runtime->buffer_size); bytescount = acp_get_byte_count(adata, stream->dai_id, substream->stream); if (bytescount > stream->bytescount) bytescount -= stream->bytescount; pos = do_div(bytescount, buffersize); return bytes_to_frames(substream->runtime, pos); } static int acp_dma_new(struct snd_soc_component *component, struct snd_soc_pcm_runtime *rtd) { struct device *parent = component->dev->parent; snd_pcm_set_managed_buffer_all(rtd->pcm, SNDRV_DMA_TYPE_DEV, parent, MIN_BUFFER, MAX_BUFFER); return 0; } static int acp_dma_close(struct snd_soc_component *component, struct snd_pcm_substream *substream) { struct device *dev = component->dev; struct acp_dev_data *adata = dev_get_drvdata(dev); struct acp_stream *stream = substream->runtime->private_data; /* Remove entry from list */ spin_lock_irq(&adata->acp_lock); list_del(&stream->list); spin_unlock_irq(&adata->acp_lock); kfree(stream); return 0; } static const struct snd_soc_component_driver acp_pcm_component = { .name = DRV_NAME, .open = acp_dma_open, .close = acp_dma_close, .hw_params = acp_dma_hw_params, .pointer = acp_dma_pointer, .pcm_construct = acp_dma_new, .legacy_dai_naming = 1, }; int acp_platform_register(struct device *dev) { struct acp_dev_data *adata = dev_get_drvdata(dev); struct snd_soc_dai_driver; unsigned int status; status = devm_request_irq(dev, adata->i2s_irq, i2s_irq_handler, IRQF_SHARED, "ACP_I2S_IRQ", adata); if (status) { dev_err(dev, "ACP I2S IRQ request failed\n"); return status; } status = devm_snd_soc_register_component(dev, &acp_pcm_component, adata->dai_driver, adata->num_dai); if (status) { dev_err(dev, "Fail to register acp i2s component\n"); return status; } INIT_LIST_HEAD(&adata->stream_list); spin_lock_init(&adata->acp_lock); return 0; } EXPORT_SYMBOL_NS_GPL(acp_platform_register, SND_SOC_ACP_COMMON); int acp_platform_unregister(struct device *dev) { struct acp_dev_data *adata = dev_get_drvdata(dev); if (adata->mach_dev) platform_device_unregister(adata->mach_dev); return 0; } EXPORT_SYMBOL_NS_GPL(acp_platform_unregister, SND_SOC_ACP_COMMON); MODULE_DESCRIPTION("AMD ACP PCM Driver"); MODULE_LICENSE("Dual BSD/GPL"); MODULE_ALIAS(DRV_NAME);
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with Cregit http://github.com/cregit/cregit
Version 2.0-RC1