Contributors: 2
Author Tokens Token Proportion Commits Commit Proportion
Raghavendra Rao Ananta 431 82.10% 1 50.00%
Ricardo Koller 94 17.90% 1 50.00%
Total 525 2 


// SPDX-License-Identifier: GPL-2.0
/*
 * ARM Generic Interrupt Controller (GIC) support
 */

#include <errno.h>
#include <linux/bits.h>
#include <linux/sizes.h>

#include "kvm_util.h"

#include <gic.h>
#include "gic_private.h"
#include "processor.h"
#include "spinlock.h"

static const struct gic_common_ops *gic_common_ops;
static struct spinlock gic_lock;

static void gic_cpu_init(unsigned int cpu)
{
	gic_common_ops->gic_cpu_init(cpu);
}

static void gic_dist_init(enum gic_type type, unsigned int nr_cpus)
{
	const struct gic_common_ops *gic_ops = NULL;

	spin_lock(&gic_lock);

	/* Distributor initialization is needed only once per VM */
	if (gic_common_ops) {
		spin_unlock(&gic_lock);
		return;
	}

	if (type == GIC_V3)
		gic_ops = &gicv3_ops;

	GUEST_ASSERT(gic_ops);

	gic_ops->gic_init(nr_cpus);
	gic_common_ops = gic_ops;

	/* Make sure that the initialized data is visible to all the vCPUs */
	dsb(sy);

	spin_unlock(&gic_lock);
}

void gic_init(enum gic_type type, unsigned int nr_cpus)
{
	uint32_t cpu = guest_get_vcpuid();

	GUEST_ASSERT(type < GIC_TYPE_MAX);
	GUEST_ASSERT(nr_cpus);

	gic_dist_init(type, nr_cpus);
	gic_cpu_init(cpu);
}

void gic_irq_enable(unsigned int intid)
{
	GUEST_ASSERT(gic_common_ops);
	gic_common_ops->gic_irq_enable(intid);
}

void gic_irq_disable(unsigned int intid)
{
	GUEST_ASSERT(gic_common_ops);
	gic_common_ops->gic_irq_disable(intid);
}

unsigned int gic_get_and_ack_irq(void)
{
	uint64_t irqstat;
	unsigned int intid;

	GUEST_ASSERT(gic_common_ops);

	irqstat = gic_common_ops->gic_read_iar();
	intid = irqstat & GENMASK(23, 0);

	return intid;
}

void gic_set_eoi(unsigned int intid)
{
	GUEST_ASSERT(gic_common_ops);
	gic_common_ops->gic_write_eoir(intid);
}

void gic_set_dir(unsigned int intid)
{
	GUEST_ASSERT(gic_common_ops);
	gic_common_ops->gic_write_dir(intid);
}

void gic_set_eoi_split(bool split)
{
	GUEST_ASSERT(gic_common_ops);
	gic_common_ops->gic_set_eoi_split(split);
}

void gic_set_priority_mask(uint64_t pmr)
{
	GUEST_ASSERT(gic_common_ops);
	gic_common_ops->gic_set_priority_mask(pmr);
}

void gic_set_priority(unsigned int intid, unsigned int prio)
{
	GUEST_ASSERT(gic_common_ops);
	gic_common_ops->gic_set_priority(intid, prio);
}

void gic_irq_set_active(unsigned int intid)
{
	GUEST_ASSERT(gic_common_ops);
	gic_common_ops->gic_irq_set_active(intid);
}

void gic_irq_clear_active(unsigned int intid)
{
	GUEST_ASSERT(gic_common_ops);
	gic_common_ops->gic_irq_clear_active(intid);
}

bool gic_irq_get_active(unsigned int intid)
{
	GUEST_ASSERT(gic_common_ops);
	return gic_common_ops->gic_irq_get_active(intid);
}

void gic_irq_set_pending(unsigned int intid)
{
	GUEST_ASSERT(gic_common_ops);
	gic_common_ops->gic_irq_set_pending(intid);
}

void gic_irq_clear_pending(unsigned int intid)
{
	GUEST_ASSERT(gic_common_ops);
	gic_common_ops->gic_irq_clear_pending(intid);
}

bool gic_irq_get_pending(unsigned int intid)
{
	GUEST_ASSERT(gic_common_ops);
	return gic_common_ops->gic_irq_get_pending(intid);
}

void gic_irq_set_config(unsigned int intid, bool is_edge)
{
	GUEST_ASSERT(gic_common_ops);
	gic_common_ops->gic_irq_set_config(intid, is_edge);
}