| Author | Tokens | Token Proportion | Commits | Commit Proportion |
|---|---|---|---|---|
| Ivaylo Ivanov | 1733 | 100.00% | 1 | 100.00% |
| Total | 1733 | 1 |
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ /* * Copyright (C) 2024 Ivaylo Ivanov <ivo.ivanov.ivanov1@gmail.com> * Author: Ivaylo Ivanov <ivo.ivanov.ivanov1@gmail.com> * * Device Tree binding constants for Exynos8895 clock controller. */ #ifndef _DT_BINDINGS_CLOCK_EXYNOS8895_H #define _DT_BINDINGS_CLOCK_EXYNOS8895_H /* CMU_TOP */ #define CLK_FOUT_SHARED0_PLL 1 #define CLK_FOUT_SHARED1_PLL 2 #define CLK_FOUT_SHARED2_PLL 3 #define CLK_FOUT_SHARED3_PLL 4 #define CLK_FOUT_SHARED4_PLL 5 #define CLK_MOUT_PLL_SHARED0 6 #define CLK_MOUT_PLL_SHARED1 7 #define CLK_MOUT_PLL_SHARED2 8 #define CLK_MOUT_PLL_SHARED3 9 #define CLK_MOUT_PLL_SHARED4 10 #define CLK_MOUT_CP2AP_MIF_CLK_USER 11 #define CLK_MOUT_CMU_ABOX_CPUABOX 12 #define CLK_MOUT_CMU_APM_BUS 13 #define CLK_MOUT_CMU_BUS1_BUS 14 #define CLK_MOUT_CMU_BUSC_BUS 15 #define CLK_MOUT_CMU_BUSC_BUSPHSI2C 16 #define CLK_MOUT_CMU_CAM_BUS 17 #define CLK_MOUT_CMU_CAM_TPU0 18 #define CLK_MOUT_CMU_CAM_TPU1 19 #define CLK_MOUT_CMU_CAM_VRA 20 #define CLK_MOUT_CMU_CIS_CLK0 21 #define CLK_MOUT_CMU_CIS_CLK1 22 #define CLK_MOUT_CMU_CIS_CLK2 23 #define CLK_MOUT_CMU_CIS_CLK3 24 #define CLK_MOUT_CMU_CORE_BUS 25 #define CLK_MOUT_CMU_CPUCL0_SWITCH 26 #define CLK_MOUT_CMU_CPUCL1_SWITCH 27 #define CLK_MOUT_CMU_DBG_BUS 28 #define CLK_MOUT_CMU_DCAM_BUS 29 #define CLK_MOUT_CMU_DCAM_IMGD 30 #define CLK_MOUT_CMU_DPU_BUS 31 #define CLK_MOUT_CMU_DROOPDETECTOR 32 #define CLK_MOUT_CMU_DSP_BUS 33 #define CLK_MOUT_CMU_FSYS0_BUS 34 #define CLK_MOUT_CMU_FSYS0_DPGTC 35 #define CLK_MOUT_CMU_FSYS0_MMC_EMBD 36 #define CLK_MOUT_CMU_FSYS0_UFS_EMBD 37 #define CLK_MOUT_CMU_FSYS0_USBDRD30 38 #define CLK_MOUT_CMU_FSYS1_BUS 39 #define CLK_MOUT_CMU_FSYS1_MMC_CARD 40 #define CLK_MOUT_CMU_FSYS1_PCIE 41 #define CLK_MOUT_CMU_FSYS1_UFS_CARD 42 #define CLK_MOUT_CMU_G2D_G2D 43 #define CLK_MOUT_CMU_G2D_JPEG 44 #define CLK_MOUT_CMU_HPM 45 #define CLK_MOUT_CMU_IMEM_BUS 46 #define CLK_MOUT_CMU_ISPHQ_BUS 47 #define CLK_MOUT_CMU_ISPLP_BUS 48 #define CLK_MOUT_CMU_IVA_BUS 49 #define CLK_MOUT_CMU_MFC_BUS 50 #define CLK_MOUT_CMU_MIF_SWITCH 51 #define CLK_MOUT_CMU_PERIC0_BUS 52 #define CLK_MOUT_CMU_PERIC0_UART_DBG 53 #define CLK_MOUT_CMU_PERIC0_USI00 54 #define CLK_MOUT_CMU_PERIC0_USI01 55 #define CLK_MOUT_CMU_PERIC0_USI02 56 #define CLK_MOUT_CMU_PERIC0_USI03 57 #define CLK_MOUT_CMU_PERIC1_BUS 58 #define CLK_MOUT_CMU_PERIC1_SPEEDY2 59 #define CLK_MOUT_CMU_PERIC1_SPI_CAM0 60 #define CLK_MOUT_CMU_PERIC1_SPI_CAM1 61 #define CLK_MOUT_CMU_PERIC1_UART_BT 62 #define CLK_MOUT_CMU_PERIC1_USI04 63 #define CLK_MOUT_CMU_PERIC1_USI05 64 #define CLK_MOUT_CMU_PERIC1_USI06 65 #define CLK_MOUT_CMU_PERIC1_USI07 66 #define CLK_MOUT_CMU_PERIC1_USI08 67 #define CLK_MOUT_CMU_PERIC1_USI09 68 #define CLK_MOUT_CMU_PERIC1_USI10 69 #define CLK_MOUT_CMU_PERIC1_USI11 70 #define CLK_MOUT_CMU_PERIC1_USI12 71 #define CLK_MOUT_CMU_PERIC1_USI13 72 #define CLK_MOUT_CMU_PERIS_BUS 73 #define CLK_MOUT_CMU_SRDZ_BUS 74 #define CLK_MOUT_CMU_SRDZ_IMGD 75 #define CLK_MOUT_CMU_VPU_BUS 76 #define CLK_DOUT_CMU_ABOX_CPUABOX 77 #define CLK_DOUT_CMU_APM_BUS 78 #define CLK_DOUT_CMU_BUS1_BUS 79 #define CLK_DOUT_CMU_BUSC_BUS 80 #define CLK_DOUT_CMU_BUSC_BUSPHSI2C 81 #define CLK_DOUT_CMU_CAM_BUS 82 #define CLK_DOUT_CMU_CAM_TPU0 83 #define CLK_DOUT_CMU_CAM_TPU1 84 #define CLK_DOUT_CMU_CAM_VRA 85 #define CLK_DOUT_CMU_CIS_CLK0 86 #define CLK_DOUT_CMU_CIS_CLK1 87 #define CLK_DOUT_CMU_CIS_CLK2 88 #define CLK_DOUT_CMU_CIS_CLK3 89 #define CLK_DOUT_CMU_CORE_BUS 90 #define CLK_DOUT_CMU_CPUCL0_SWITCH 91 #define CLK_DOUT_CMU_CPUCL1_SWITCH 92 #define CLK_DOUT_CMU_DBG_BUS 93 #define CLK_DOUT_CMU_DCAM_BUS 94 #define CLK_DOUT_CMU_DCAM_IMGD 95 #define CLK_DOUT_CMU_DPU_BUS 96 #define CLK_DOUT_CMU_DSP_BUS 97 #define CLK_DOUT_CMU_FSYS0_BUS 98 #define CLK_DOUT_CMU_FSYS0_DPGTC 99 #define CLK_DOUT_CMU_FSYS0_MMC_EMBD 100 #define CLK_DOUT_CMU_FSYS0_UFS_EMBD 101 #define CLK_DOUT_CMU_FSYS0_USBDRD30 102 #define CLK_DOUT_CMU_FSYS1_BUS 103 #define CLK_DOUT_CMU_FSYS1_MMC_CARD 104 #define CLK_DOUT_CMU_FSYS1_UFS_CARD 105 #define CLK_DOUT_CMU_G2D_G2D 106 #define CLK_DOUT_CMU_G2D_JPEG 107 #define CLK_DOUT_CMU_G3D_SWITCH 108 #define CLK_DOUT_CMU_HPM 109 #define CLK_DOUT_CMU_IMEM_BUS 110 #define CLK_DOUT_CMU_ISPHQ_BUS 111 #define CLK_DOUT_CMU_ISPLP_BUS 112 #define CLK_DOUT_CMU_IVA_BUS 113 #define CLK_DOUT_CMU_MFC_BUS 114 #define CLK_DOUT_CMU_MODEM_SHARED0 115 #define CLK_DOUT_CMU_MODEM_SHARED1 116 #define CLK_DOUT_CMU_PERIC0_BUS 117 #define CLK_DOUT_CMU_PERIC0_UART_DBG 118 #define CLK_DOUT_CMU_PERIC0_USI00 119 #define CLK_DOUT_CMU_PERIC0_USI01 120 #define CLK_DOUT_CMU_PERIC0_USI02 121 #define CLK_DOUT_CMU_PERIC0_USI03 122 #define CLK_DOUT_CMU_PERIC1_BUS 123 #define CLK_DOUT_CMU_PERIC1_SPEEDY2 124 #define CLK_DOUT_CMU_PERIC1_SPI_CAM0 125 #define CLK_DOUT_CMU_PERIC1_SPI_CAM1 126 #define CLK_DOUT_CMU_PERIC1_UART_BT 127 #define CLK_DOUT_CMU_PERIC1_USI04 128 #define CLK_DOUT_CMU_PERIC1_USI05 129 #define CLK_DOUT_CMU_PERIC1_USI06 130 #define CLK_DOUT_CMU_PERIC1_USI07 131 #define CLK_DOUT_CMU_PERIC1_USI08 132 #define CLK_DOUT_CMU_PERIC1_USI09 133 #define CLK_DOUT_CMU_PERIC1_USI10 134 #define CLK_DOUT_CMU_PERIC1_USI11 135 #define CLK_DOUT_CMU_PERIC1_USI12 136 #define CLK_DOUT_CMU_PERIC1_USI13 137 #define CLK_DOUT_CMU_PERIS_BUS 138 #define CLK_DOUT_CMU_SRDZ_BUS 139 #define CLK_DOUT_CMU_SRDZ_IMGD 140 #define CLK_DOUT_CMU_VPU_BUS 141 #define CLK_DOUT_CMU_SHARED0_DIV2 142 #define CLK_DOUT_CMU_SHARED0_DIV4 143 #define CLK_DOUT_CMU_SHARED1_DIV2 144 #define CLK_DOUT_CMU_SHARED1_DIV4 145 #define CLK_DOUT_CMU_SHARED2_DIV2 146 #define CLK_DOUT_CMU_SHARED3_DIV2 147 #define CLK_DOUT_CMU_SHARED4_DIV2 148 #define CLK_DOUT_CMU_FSYS1_PCIE 149 #define CLK_DOUT_CMU_CP2AP_MIF_CLK_DIV2 150 #define CLK_DOUT_CMU_CMU_OTP 151 #define CLK_GOUT_CMU_DROOPDETECTOR 152 #define CLK_GOUT_CMU_MIF_SWITCH 153 #define CLK_GOUT_CMU_ABOX_CPUABOX 154 #define CLK_GOUT_CMU_APM_BUS 155 #define CLK_GOUT_CMU_BUS1_BUS 156 #define CLK_GOUT_CMU_BUSC_BUS 157 #define CLK_GOUT_CMU_BUSC_BUSPHSI2C 158 #define CLK_GOUT_CMU_CAM_BUS 159 #define CLK_GOUT_CMU_CAM_TPU0 160 #define CLK_GOUT_CMU_CAM_TPU1 161 #define CLK_GOUT_CMU_CAM_VRA 162 #define CLK_GOUT_CMU_CIS_CLK0 163 #define CLK_GOUT_CMU_CIS_CLK1 164 #define CLK_GOUT_CMU_CIS_CLK2 165 #define CLK_GOUT_CMU_CIS_CLK3 166 #define CLK_GOUT_CMU_CORE_BUS 167 #define CLK_GOUT_CMU_CPUCL0_SWITCH 168 #define CLK_GOUT_CMU_CPUCL1_SWITCH 169 #define CLK_GOUT_CMU_DBG_BUS 170 #define CLK_GOUT_CMU_DCAM_BUS 171 #define CLK_GOUT_CMU_DCAM_IMGD 172 #define CLK_GOUT_CMU_DPU_BUS 173 #define CLK_GOUT_CMU_DSP_BUS 174 #define CLK_GOUT_CMU_FSYS0_BUS 175 #define CLK_GOUT_CMU_FSYS0_DPGTC 176 #define CLK_GOUT_CMU_FSYS0_MMC_EMBD 177 #define CLK_GOUT_CMU_FSYS0_UFS_EMBD 178 #define CLK_GOUT_CMU_FSYS0_USBDRD30 179 #define CLK_GOUT_CMU_FSYS1_BUS 180 #define CLK_GOUT_CMU_FSYS1_MMC_CARD 181 #define CLK_GOUT_CMU_FSYS1_PCIE 182 #define CLK_GOUT_CMU_FSYS1_UFS_CARD 183 #define CLK_GOUT_CMU_G2D_G2D 184 #define CLK_GOUT_CMU_G2D_JPEG 185 #define CLK_GOUT_CMU_G3D_SWITCH 186 #define CLK_GOUT_CMU_HPM 187 #define CLK_GOUT_CMU_IMEM_BUS 188 #define CLK_GOUT_CMU_ISPHQ_BUS 189 #define CLK_GOUT_CMU_ISPLP_BUS 190 #define CLK_GOUT_CMU_IVA_BUS 191 #define CLK_GOUT_CMU_MFC_BUS 192 #define CLK_GOUT_CMU_MODEM_SHARED0 193 #define CLK_GOUT_CMU_MODEM_SHARED1 194 #define CLK_GOUT_CMU_PERIC0_BUS 195 #define CLK_GOUT_CMU_PERIC0_UART_DBG 196 #define CLK_GOUT_CMU_PERIC0_USI00 197 #define CLK_GOUT_CMU_PERIC0_USI01 198 #define CLK_GOUT_CMU_PERIC0_USI02 199 #define CLK_GOUT_CMU_PERIC0_USI03 200 #define CLK_GOUT_CMU_PERIC1_BUS 201 #define CLK_GOUT_CMU_PERIC1_SPEEDY2 202 #define CLK_GOUT_CMU_PERIC1_SPI_CAM0 203 #define CLK_GOUT_CMU_PERIC1_SPI_CAM1 204 #define CLK_GOUT_CMU_PERIC1_UART_BT 205 #define CLK_GOUT_CMU_PERIC1_USI04 206 #define CLK_GOUT_CMU_PERIC1_USI05 207 #define CLK_GOUT_CMU_PERIC1_USI06 208 #define CLK_GOUT_CMU_PERIC1_USI07 209 #define CLK_GOUT_CMU_PERIC1_USI08 210 #define CLK_GOUT_CMU_PERIC1_USI09 211 #define CLK_GOUT_CMU_PERIC1_USI10 212 #define CLK_GOUT_CMU_PERIC1_USI11 213 #define CLK_GOUT_CMU_PERIC1_USI12 214 #define CLK_GOUT_CMU_PERIC1_USI13 215 #define CLK_GOUT_CMU_PERIS_BUS 216 #define CLK_GOUT_CMU_SRDZ_BUS 217 #define CLK_GOUT_CMU_SRDZ_IMGD 218 #define CLK_GOUT_CMU_VPU_BUS 219 /* CMU_PERIS */ #define CLK_MOUT_PERIS_BUS_USER 1 #define CLK_MOUT_PERIS_GIC 2 #define CLK_GOUT_PERIS_CMU_PERIS_PCLK 3 #define CLK_GOUT_PERIS_AD_AXI_P_PERIS_ACLKM 4 #define CLK_GOUT_PERIS_AD_AXI_P_PERIS_ACLKS 5 #define CLK_GOUT_PERIS_AXI2APB_PERISP0_ACLK 6 #define CLK_GOUT_PERIS_AXI2APB_PERISP1_ACLK 7 #define CLK_GOUT_PERIS_BUSIF_TMU_PCLK 8 #define CLK_GOUT_PERIS_GIC_CLK 9 #define CLK_GOUT_PERIS_LHM_AXI_P_PERIS_I_CLK 10 #define CLK_GOUT_PERIS_MCT_PCLK 11 #define CLK_GOUT_PERIS_OTP_CON_BIRA_PCLK 12 #define CLK_GOUT_PERIS_OTP_CON_TOP_PCLK 13 #define CLK_GOUT_PERIS_PMU_PERIS_PCLK 14 #define CLK_GOUT_PERIS_RSTNSYNC_CLK_PERIS_BUSP_CLK 15 #define CLK_GOUT_PERIS_RSTNSYNC_CLK_PERIS_GIC_CLK 16 #define CLK_GOUT_PERIS_SYSREG_PERIS_PCLK 17 #define CLK_GOUT_PERIS_TZPC00_PCLK 18 #define CLK_GOUT_PERIS_TZPC01_PCLK 19 #define CLK_GOUT_PERIS_TZPC02_PCLK 20 #define CLK_GOUT_PERIS_TZPC03_PCLK 21 #define CLK_GOUT_PERIS_TZPC04_PCLK 22 #define CLK_GOUT_PERIS_TZPC05_PCLK 23 #define CLK_GOUT_PERIS_TZPC06_PCLK 24 #define CLK_GOUT_PERIS_TZPC07_PCLK 25 #define CLK_GOUT_PERIS_TZPC08_PCLK 26 #define CLK_GOUT_PERIS_TZPC09_PCLK 27 #define CLK_GOUT_PERIS_TZPC10_PCLK 28 #define CLK_GOUT_PERIS_TZPC11_PCLK 29 #define CLK_GOUT_PERIS_TZPC12_PCLK 30 #define CLK_GOUT_PERIS_TZPC13_PCLK 31 #define CLK_GOUT_PERIS_TZPC14_PCLK 32 #define CLK_GOUT_PERIS_TZPC15_PCLK 33 #define CLK_GOUT_PERIS_WDT_CLUSTER0_PCLK 34 #define CLK_GOUT_PERIS_WDT_CLUSTER1_PCLK 35 #define CLK_GOUT_PERIS_XIU_P_PERIS_ACLK 36 /* CMU_FSYS0 */ #define CLK_MOUT_FSYS0_BUS_USER 1 #define CLK_MOUT_FSYS0_DPGTC_USER 2 #define CLK_MOUT_FSYS0_MMC_EMBD_USER 3 #define CLK_MOUT_FSYS0_UFS_EMBD_USER 4 #define CLK_MOUT_FSYS0_USBDRD30_USER 5 #define CLK_GOUT_FSYS0_FSYS0_CMU_FSYS0_PCLK 6 #define CLK_GOUT_FSYS0_AHBBR_FSYS0_HCLK 7 #define CLK_GOUT_FSYS0_AXI2AHB_FSYS0_ACLK 8 #define CLK_GOUT_FSYS0_AXI2AHB_USB_FSYS0_ACLK 9 #define CLK_GOUT_FSYS0_AXI2APB_FSYS0_ACLK 10 #define CLK_GOUT_FSYS0_BTM_FSYS0_I_ACLK 11 #define CLK_GOUT_FSYS0_BTM_FSYS0_I_PCLK 12 #define CLK_GOUT_FSYS0_DP_LINK_I_GTC_EXT_CLK 13 #define CLK_GOUT_FSYS0_DP_LINK_I_PCLK 14 #define CLK_GOUT_FSYS0_ETR_MIU_I_ACLK 15 #define CLK_GOUT_FSYS0_ETR_MIU_I_PCLK 16 #define CLK_GOUT_FSYS0_GPIO_FSYS0_PCLK 17 #define CLK_GOUT_FSYS0_LHM_AXI_D_USBTV_I_CLK 18 #define CLK_GOUT_FSYS0_LHM_AXI_G_ETR_I_CLK 19 #define CLK_GOUT_FSYS0_LHM_AXI_P_FSYS0_I_CLK 20 #define CLK_GOUT_FSYS0_LHS_ACEL_D_FSYS0_I_CLK 21 #define CLK_GOUT_FSYS0_MMC_EMBD_I_ACLK 22 #define CLK_GOUT_FSYS0_MMC_EMBD_SDCLKIN 23 #define CLK_GOUT_FSYS0_PMU_FSYS0_PCLK 24 #define CLK_GOUT_FSYS0_BCM_FSYS0_ACLK 25 #define CLK_GOUT_FSYS0_BCM_FSYS0_PCLK 26 #define CLK_GOUT_FSYS0_RSTNSYNC_CLK_FSYS0_BUS_CLK 27 #define CLK_GOUT_FSYS0_SYSREG_FSYS0_PCLK 28 #define CLK_GOUT_FSYS0_UFS_EMBD_I_ACLK 29 #define CLK_GOUT_FSYS0_UFS_EMBD_I_CLK_UNIPRO 30 #define CLK_GOUT_FSYS0_UFS_EMBD_I_FMP_CLK 31 #define CLK_GOUT_FSYS0_USBTV_I_USB30DRD_ACLK 32 #define CLK_GOUT_FSYS0_USBTV_I_USB30DRD_REF_CLK 33 #define CLK_GOUT_FSYS0_USBTV_I_USB30DRD_SUSPEND_CLK 34 #define CLK_GOUT_FSYS0_USBTV_I_USBTVH_AHB_CLK 35 #define CLK_GOUT_FSYS0_USBTV_I_USBTVH_CORE_CLK 36 #define CLK_GOUT_FSYS0_USBTV_I_USBTVH_XIU_CLK 37 #define CLK_GOUT_FSYS0_US_D_FSYS0_USB_ACLK 38 #define CLK_GOUT_FSYS0_XIU_D_FSYS0_ACLK 39 #define CLK_GOUT_FSYS0_XIU_D_FSYS0_USB_ACLK 40 #define CLK_GOUT_FSYS0_XIU_P_FSYS0_ACLK 41 /* CMU_FSYS1 */ #define CLK_MOUT_FSYS1_BUS_USER 1 #define CLK_MOUT_FSYS1_MMC_CARD_USER 2 #define CLK_MOUT_FSYS1_PCIE_USER 3 #define CLK_MOUT_FSYS1_UFS_CARD_USER 4 #define CLK_GOUT_FSYS1_PCIE_PHY_REF_CLK_IN 5 #define CLK_GOUT_FSYS1_ADM_AHB_SSS_HCLKM 6 #define CLK_GOUT_FSYS1_AHBBR_FSYS1_HCLK 7 #define CLK_GOUT_FSYS1_AXI2AHB_FSYS1_ACLK 8 #define CLK_GOUT_FSYS1_AXI2APB_FSYS1P0_ACLK 9 #define CLK_GOUT_FSYS1_AXI2APB_FSYS1P1_ACLK 10 #define CLK_GOUT_FSYS1_BTM_FSYS1_I_ACLK 11 #define CLK_GOUT_FSYS1_BTM_FSYS1_I_PCLK 12 #define CLK_GOUT_FSYS1_FSYS1_CMU_FSYS1_PCLK 13 #define CLK_GOUT_FSYS1_GPIO_FSYS1_PCLK 14 #define CLK_GOUT_FSYS1_LHM_AXI_P_FSYS1_I_CLK 15 #define CLK_GOUT_FSYS1_LHS_ACEL_D_FSYS1_I_CLK 16 #define CLK_GOUT_FSYS1_MMC_CARD_I_ACLK 17 #define CLK_GOUT_FSYS1_MMC_CARD_SDCLKIN 18 #define CLK_GOUT_FSYS1_PCIE_DBI_ACLK_0 19 #define CLK_GOUT_FSYS1_PCIE_DBI_ACLK_1 20 #define CLK_GOUT_FSYS1_PCIE_IEEE1500_WRAPPER_FOR_PCIE_PHY_LC_X2_INST_0_I_SCL_APB_PCLK 21 #define CLK_GOUT_FSYS1_PCIE_MSTR_ACLK_0 22 #define CLK_GOUT_FSYS1_PCIE_MSTR_ACLK_1 23 #define CLK_GOUT_FSYS1_PCIE_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK 24 #define CLK_GOUT_FSYS1_PCIE_PCIE_SUB_CTRL_INST_1_I_DRIVER_APB_CLK 25 #define CLK_GOUT_FSYS1_PCIE_PIPE2_DIGITAL_X2_WRAP_INST_0_I_APB_PCLK_SCL 26 #define CLK_GOUT_FSYS1_PCIE_SLV_ACLK_0 27 #define CLK_GOUT_FSYS1_PCIE_SLV_ACLK_1 28 #define CLK_GOUT_FSYS1_PMU_FSYS1_PCLK 29 #define CLK_GOUT_FSYS1_BCM_FSYS1_ACLK 30 #define CLK_GOUT_FSYS1_BCM_FSYS1_PCLK 31 #define CLK_GOUT_FSYS1_RSTNSYNC_CLK_FSYS1_BUS_CLK 32 #define CLK_GOUT_FSYS1_RTIC_I_ACLK 33 #define CLK_GOUT_FSYS1_RTIC_I_PCLK 34 #define CLK_GOUT_FSYS1_SSS_I_ACLK 35 #define CLK_GOUT_FSYS1_SSS_I_PCLK 36 #define CLK_GOUT_FSYS1_SYSREG_FSYS1_PCLK 37 #define CLK_GOUT_FSYS1_TOE_WIFI0_I_CLK 38 #define CLK_GOUT_FSYS1_TOE_WIFI1_I_CLK 39 #define CLK_GOUT_FSYS1_UFS_CARD_I_ACLK 40 #define CLK_GOUT_FSYS1_UFS_CARD_I_CLK_UNIPRO 41 #define CLK_GOUT_FSYS1_UFS_CARD_I_FMP_CLK 42 #define CLK_GOUT_FSYS1_XIU_D_FSYS1_ACLK 43 #define CLK_GOUT_FSYS1_XIU_P_FSYS1_ACLK 44 /* CMU_PERIC0 */ #define CLK_MOUT_PERIC0_BUS_USER 1 #define CLK_MOUT_PERIC0_UART_DBG_USER 2 #define CLK_MOUT_PERIC0_USI00_USER 3 #define CLK_MOUT_PERIC0_USI01_USER 4 #define CLK_MOUT_PERIC0_USI02_USER 5 #define CLK_MOUT_PERIC0_USI03_USER 6 #define CLK_GOUT_PERIC0_PERIC0_CMU_PERIC0_PCLK 7 #define CLK_GOUT_PERIC0_AXI2APB_PERIC0_ACLK 8 #define CLK_GOUT_PERIC0_GPIO_PERIC0_PCLK 9 #define CLK_GOUT_PERIC0_LHM_AXI_P_PERIC0_I_CLK 10 #define CLK_GOUT_PERIC0_PMU_PERIC0_PCLK 11 #define CLK_GOUT_PERIC0_PWM_I_PCLK_S0 12 #define CLK_GOUT_PERIC0_RSTNSYNC_CLK_PERIC0_BUSP_CLK 13 #define CLK_GOUT_PERIC0_SPEEDY2_TSP_CLK 14 #define CLK_GOUT_PERIC0_SYSREG_PERIC0_PCLK 15 #define CLK_GOUT_PERIC0_UART_DBG_EXT_UCLK 16 #define CLK_GOUT_PERIC0_UART_DBG_PCLK 17 #define CLK_GOUT_PERIC0_USI00_I_PCLK 18 #define CLK_GOUT_PERIC0_USI00_I_SCLK_USI 19 #define CLK_GOUT_PERIC0_USI01_I_PCLK 20 #define CLK_GOUT_PERIC0_USI01_I_SCLK_USI 21 #define CLK_GOUT_PERIC0_USI02_I_PCLK 22 #define CLK_GOUT_PERIC0_USI02_I_SCLK_USI 23 #define CLK_GOUT_PERIC0_USI03_I_PCLK 24 #define CLK_GOUT_PERIC0_USI03_I_SCLK_USI 25 /* CMU_PERIC1 */ #define CLK_MOUT_PERIC1_BUS_USER 1 #define CLK_MOUT_PERIC1_SPEEDY2_USER 2 #define CLK_MOUT_PERIC1_SPI_CAM0_USER 3 #define CLK_MOUT_PERIC1_SPI_CAM1_USER 4 #define CLK_MOUT_PERIC1_UART_BT_USER 5 #define CLK_MOUT_PERIC1_USI04_USER 6 #define CLK_MOUT_PERIC1_USI05_USER 7 #define CLK_MOUT_PERIC1_USI06_USER 8 #define CLK_MOUT_PERIC1_USI07_USER 9 #define CLK_MOUT_PERIC1_USI08_USER 10 #define CLK_MOUT_PERIC1_USI09_USER 11 #define CLK_MOUT_PERIC1_USI10_USER 12 #define CLK_MOUT_PERIC1_USI11_USER 13 #define CLK_MOUT_PERIC1_USI12_USER 14 #define CLK_MOUT_PERIC1_USI13_USER 15 #define CLK_GOUT_PERIC1_PERIC1_CMU_PERIC1_PCLK 16 #define CLK_GOUT_PERIC1_RSTNSYNC_CLK_PERIC1_SPEEDY2_CLK 17 #define CLK_GOUT_PERIC1_AXI2APB_PERIC1P0_ACLK 18 #define CLK_GOUT_PERIC1_AXI2APB_PERIC1P1_ACLK 19 #define CLK_GOUT_PERIC1_AXI2APB_PERIC1P2_ACLK 20 #define CLK_GOUT_PERIC1_GPIO_PERIC1_PCLK 21 #define CLK_GOUT_PERIC1_HSI2C_CAM0_IPCLK 22 #define CLK_GOUT_PERIC1_HSI2C_CAM1_IPCLK 23 #define CLK_GOUT_PERIC1_HSI2C_CAM2_IPCLK 24 #define CLK_GOUT_PERIC1_HSI2C_CAM3_IPCLK 25 #define CLK_GOUT_PERIC1_LHM_AXI_P_PERIC1_I_CLK 26 #define CLK_GOUT_PERIC1_PMU_PERIC1_PCLK 27 #define CLK_GOUT_PERIC1_RSTNSYNC_CLK_PERIC1_BUSP_CLK 28 #define CLK_GOUT_PERIC1_SPEEDY2_DDI1_CLK 29 #define CLK_GOUT_PERIC1_SPEEDY2_DDI1_SCLK 30 #define CLK_GOUT_PERIC1_SPEEDY2_DDI2_CLK 31 #define CLK_GOUT_PERIC1_SPEEDY2_DDI2_SCLK 32 #define CLK_GOUT_PERIC1_SPEEDY2_DDI_CLK 33 #define CLK_GOUT_PERIC1_SPEEDY2_DDI_SCLK 34 #define CLK_GOUT_PERIC1_SPEEDY2_TSP1_CLK 35 #define CLK_GOUT_PERIC1_SPEEDY2_TSP2_CLK 36 #define CLK_GOUT_PERIC1_SPI_CAM0_PCLK 37 #define CLK_GOUT_PERIC1_SPI_CAM0_SPI_EXT_CLK 38 #define CLK_GOUT_PERIC1_SPI_CAM1_PCLK 39 #define CLK_GOUT_PERIC1_SPI_CAM1_SPI_EXT_CLK 40 #define CLK_GOUT_PERIC1_SYSREG_PERIC1_PCLK 41 #define CLK_GOUT_PERIC1_UART_BT_EXT_UCLK 42 #define CLK_GOUT_PERIC1_UART_BT_PCLK 43 #define CLK_GOUT_PERIC1_USI04_I_PCLK 44 #define CLK_GOUT_PERIC1_USI04_I_SCLK_USI 45 #define CLK_GOUT_PERIC1_USI05_I_PCLK 46 #define CLK_GOUT_PERIC1_USI05_I_SCLK_USI 47 #define CLK_GOUT_PERIC1_USI06_I_PCLK 48 #define CLK_GOUT_PERIC1_USI06_I_SCLK_USI 49 #define CLK_GOUT_PERIC1_USI07_I_PCLK 50 #define CLK_GOUT_PERIC1_USI07_I_SCLK_USI 51 #define CLK_GOUT_PERIC1_USI08_I_PCLK 52 #define CLK_GOUT_PERIC1_USI08_I_SCLK_USI 53 #define CLK_GOUT_PERIC1_USI09_I_PCLK 54 #define CLK_GOUT_PERIC1_USI09_I_SCLK_USI 55 #define CLK_GOUT_PERIC1_USI10_I_PCLK 56 #define CLK_GOUT_PERIC1_USI10_I_SCLK_USI 57 #define CLK_GOUT_PERIC1_USI11_I_PCLK 58 #define CLK_GOUT_PERIC1_USI11_I_SCLK_USI 59 #define CLK_GOUT_PERIC1_USI12_I_PCLK 60 #define CLK_GOUT_PERIC1_USI12_I_SCLK_USI 61 #define CLK_GOUT_PERIC1_USI13_I_PCLK 62 #define CLK_GOUT_PERIC1_USI13_I_SCLK_USI 63 #define CLK_GOUT_PERIC1_XIU_P_PERIC1_ACLK 64 #endif /* _DT_BINDINGS_CLOCK_EXYNOS8895_H */
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with Cregit http://github.com/cregit/cregit
Version 2.0-RC1