Contributors: 1
Author Tokens Token Proportion Commits Commit Proportion
Raviteja Laggyshetty 678 100.00% 1 100.00%
Total 678 1 
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
/*
 * Copyright (c) 2024, Qualcomm Innovation Center, Inc. All rights reserved.
 */

#ifndef __DT_BINDINGS_INTERCONNECT_QCOM_QCS8300_H
#define __DT_BINDINGS_INTERCONNECT_QCOM_QCS8300_H

#define MASTER_QUP_3				0
#define MASTER_EMAC				1
#define MASTER_SDC				2
#define MASTER_UFS_MEM				3
#define MASTER_USB2				4
#define MASTER_USB3_0				5
#define SLAVE_A1NOC_SNOC			6

#define MASTER_QDSS_BAM				0
#define MASTER_QUP_0				1
#define MASTER_QUP_1				2
#define MASTER_CNOC_A2NOC			3
#define MASTER_CRYPTO_CORE0			4
#define MASTER_CRYPTO_CORE1			5
#define MASTER_IPA				6
#define MASTER_QDSS_ETR_0			7
#define MASTER_QDSS_ETR_1			8
#define SLAVE_A2NOC_SNOC			9

#define MASTER_QUP_CORE_0			0
#define MASTER_QUP_CORE_1			1
#define MASTER_QUP_CORE_3			2
#define SLAVE_QUP_CORE_0			3
#define SLAVE_QUP_CORE_1			4
#define SLAVE_QUP_CORE_3			5

#define MASTER_GEM_NOC_CNOC			0
#define MASTER_GEM_NOC_PCIE_SNOC		1
#define SLAVE_AHB2PHY_2				2
#define SLAVE_AHB2PHY_3				3
#define SLAVE_ANOC_THROTTLE_CFG			4
#define SLAVE_AOSS				5
#define SLAVE_APPSS				6
#define SLAVE_BOOT_ROM				7
#define SLAVE_CAMERA_CFG			8
#define SLAVE_CAMERA_NRT_THROTTLE_CFG		9
#define SLAVE_CAMERA_RT_THROTTLE_CFG		10
#define SLAVE_CLK_CTL				11
#define SLAVE_CDSP_CFG				12
#define SLAVE_RBCPR_CX_CFG			13
#define SLAVE_RBCPR_MMCX_CFG			14
#define SLAVE_RBCPR_MX_CFG			15
#define SLAVE_CPR_NSPCX				16
#define SLAVE_CPR_NSPHMX			17
#define SLAVE_CRYPTO_0_CFG			18
#define SLAVE_CX_RDPM				19
#define SLAVE_DISPLAY_CFG			20
#define SLAVE_DISPLAY_RT_THROTTLE_CFG		21
#define SLAVE_EMAC_CFG				22
#define SLAVE_GP_DSP0_CFG			23
#define SLAVE_GPDSP0_THROTTLE_CFG		24
#define SLAVE_GPU_TCU_THROTTLE_CFG		25
#define SLAVE_GFX3D_CFG				26
#define SLAVE_HWKM				27
#define SLAVE_IMEM_CFG				28
#define SLAVE_IPA_CFG				29
#define SLAVE_IPC_ROUTER_CFG			30
#define SLAVE_LPASS				31
#define SLAVE_LPASS_THROTTLE_CFG		32
#define SLAVE_MX_RDPM				33
#define SLAVE_MXC_RDPM				34
#define SLAVE_PCIE_0_CFG			35
#define SLAVE_PCIE_1_CFG			36
#define SLAVE_PCIE_TCU_THROTTLE_CFG		37
#define SLAVE_PCIE_THROTTLE_CFG			38
#define SLAVE_PDM				39
#define SLAVE_PIMEM_CFG				40
#define SLAVE_PKA_WRAPPER_CFG			41
#define SLAVE_QDSS_CFG				42
#define SLAVE_QM_CFG				43
#define SLAVE_QM_MPU_CFG			44
#define SLAVE_QUP_0				45
#define SLAVE_QUP_1				46
#define SLAVE_QUP_3				47
#define SLAVE_SAIL_THROTTLE_CFG			48
#define SLAVE_SDC1				49
#define SLAVE_SECURITY				50
#define SLAVE_SNOC_THROTTLE_CFG			51
#define SLAVE_TCSR				52
#define SLAVE_TLMM				53
#define SLAVE_TSC_CFG				54
#define SLAVE_UFS_MEM_CFG			55
#define SLAVE_USB2				56
#define SLAVE_USB3_0				57
#define SLAVE_VENUS_CFG				58
#define SLAVE_VENUS_CVP_THROTTLE_CFG		59
#define SLAVE_VENUS_V_CPU_THROTTLE_CFG		60
#define SLAVE_VENUS_VCODEC_THROTTLE_CFG		61
#define SLAVE_DDRSS_CFG				62
#define SLAVE_GPDSP_NOC_CFG			63
#define SLAVE_CNOC_MNOC_HF_CFG			64
#define SLAVE_CNOC_MNOC_SF_CFG			65
#define SLAVE_PCIE_ANOC_CFG			66
#define SLAVE_SNOC_CFG				67
#define SLAVE_BOOT_IMEM				68
#define SLAVE_IMEM				69
#define SLAVE_PIMEM				70
#define SLAVE_PCIE_0				71
#define SLAVE_PCIE_1				72
#define SLAVE_QDSS_STM				73
#define SLAVE_TCU				74

#define MASTER_CNOC_DC_NOC			0
#define SLAVE_LLCC_CFG				1
#define SLAVE_GEM_NOC_CFG			2

#define MASTER_GPU_TCU				0
#define MASTER_PCIE_TCU				1
#define MASTER_SYS_TCU				2
#define MASTER_APPSS_PROC			3
#define MASTER_COMPUTE_NOC			4
#define MASTER_GEM_NOC_CFG			5
#define MASTER_GPDSP_SAIL			6
#define MASTER_GFX3D				7
#define MASTER_MNOC_HF_MEM_NOC			8
#define MASTER_MNOC_SF_MEM_NOC			9
#define MASTER_ANOC_PCIE_GEM_NOC		10
#define MASTER_SNOC_GC_MEM_NOC			11
#define MASTER_SNOC_SF_MEM_NOC			12
#define SLAVE_GEM_NOC_CNOC			13
#define SLAVE_LLCC				14
#define SLAVE_GEM_NOC_PCIE_CNOC			15
#define SLAVE_SERVICE_GEM_NOC_1			16
#define SLAVE_SERVICE_GEM_NOC_2			17
#define SLAVE_SERVICE_GEM_NOC			18
#define SLAVE_SERVICE_GEM_NOC2			19

#define MASTER_SAILSS_MD0			0
#define MASTER_DSP0				1
#define SLAVE_GP_DSP_SAIL_NOC			2

#define MASTER_CNOC_LPASS_AG_NOC		0
#define MASTER_LPASS_PROC			1
#define SLAVE_LPASS_CORE_CFG			2
#define SLAVE_LPASS_LPI_CFG			3
#define SLAVE_LPASS_MPU_CFG			4
#define SLAVE_LPASS_TOP_CFG			5
#define SLAVE_LPASS_SNOC			6
#define SLAVE_SERVICES_LPASS_AML_NOC		7
#define SLAVE_SERVICE_LPASS_AG_NOC		8

#define MASTER_LLCC				0
#define SLAVE_EBI1				1

#define MASTER_CAMNOC_HF			0
#define MASTER_CAMNOC_ICP			1
#define MASTER_CAMNOC_SF			2
#define MASTER_MDP0				3
#define MASTER_MDP1				4
#define MASTER_CNOC_MNOC_HF_CFG			5
#define MASTER_CNOC_MNOC_SF_CFG			6
#define MASTER_VIDEO_P0				7
#define MASTER_VIDEO_PROC			8
#define MASTER_VIDEO_V_PROC			9
#define SLAVE_MNOC_HF_MEM_NOC			10
#define SLAVE_MNOC_SF_MEM_NOC			11
#define SLAVE_SERVICE_MNOC_HF			12
#define SLAVE_SERVICE_MNOC_SF			13

#define MASTER_CDSP_NOC_CFG			0
#define MASTER_CDSP_PROC			1
#define SLAVE_HCP_A				2
#define SLAVE_CDSP_MEM_NOC			3
#define SLAVE_SERVICE_NSP_NOC			4

#define MASTER_PCIE_0				0
#define MASTER_PCIE_1				1
#define SLAVE_ANOC_PCIE_GEM_NOC			2

#define MASTER_GIC_AHB				0
#define MASTER_A1NOC_SNOC			1
#define MASTER_A2NOC_SNOC			2
#define MASTER_LPASS_ANOC			3
#define MASTER_SNOC_CFG				4
#define MASTER_PIMEM				5
#define MASTER_GIC				6
#define SLAVE_SNOC_GEM_NOC_GC			7
#define SLAVE_SNOC_GEM_NOC_SF			8
#define SLAVE_SERVICE_SNOC			9

#endif