| Author | Tokens | Token Proportion | Commits | Commit Proportion |
|---|---|---|---|---|
| Peter Hsiang | 8773 | 80.04% | 2 | 5.13% |
| Mark Brown | 705 | 6.43% | 7 | 17.95% |
| Rhyland Klein | 531 | 4.84% | 1 | 2.56% |
| Kuninori Morimoto | 396 | 3.61% | 2 | 5.13% |
| Tushar Behera | 123 | 1.12% | 2 | 5.13% |
| Lars-Peter Clausen | 117 | 1.07% | 5 | 12.82% |
| Ryan Mallon | 78 | 0.71% | 1 | 2.56% |
| Takashi Iwai | 72 | 0.66% | 4 | 10.26% |
| Axel Lin | 66 | 0.60% | 3 | 7.69% |
| Taylor Hutt | 50 | 0.46% | 2 | 5.13% |
| Fabio Estevam | 15 | 0.14% | 2 | 5.13% |
| Yisheng Xie | 13 | 0.12% | 1 | 2.56% |
| Stephen Kitt | 10 | 0.09% | 1 | 2.56% |
| Krzysztof Kozlowski | 5 | 0.05% | 1 | 2.56% |
| Thomas Gleixner | 2 | 0.02% | 1 | 2.56% |
| Dan Carpenter | 2 | 0.02% | 1 | 2.56% |
| Bhumika Goyal | 1 | 0.01% | 1 | 2.56% |
| Uwe Kleine-König | 1 | 0.01% | 1 | 2.56% |
| Sachin Kamat | 1 | 0.01% | 1 | 2.56% |
| Total | 10961 | 39 |
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166
// SPDX-License-Identifier: GPL-2.0-only /* * max98095.c -- MAX98095 ALSA SoC Audio driver * * Copyright 2011 Maxim Integrated Products */ #include <linux/module.h> #include <linux/moduleparam.h> #include <linux/kernel.h> #include <linux/init.h> #include <linux/delay.h> #include <linux/pm.h> #include <linux/i2c.h> #include <linux/clk.h> #include <linux/mutex.h> #include <sound/core.h> #include <sound/pcm.h> #include <sound/pcm_params.h> #include <sound/soc.h> #include <sound/initval.h> #include <sound/tlv.h> #include <linux/slab.h> #include <asm/div64.h> #include <sound/max98095.h> #include <sound/jack.h> #include "max98095.h" enum max98095_type { MAX98095, }; struct max98095_cdata { unsigned int rate; unsigned int fmt; int eq_sel; int bq_sel; }; struct max98095_priv { struct regmap *regmap; enum max98095_type devtype; struct max98095_pdata *pdata; struct clk *mclk; unsigned int sysclk; struct max98095_cdata dai[3]; const char **eq_texts; const char **bq_texts; struct soc_enum eq_enum; struct soc_enum bq_enum; int eq_textcnt; int bq_textcnt; u8 lin_state; unsigned int mic1pre; unsigned int mic2pre; struct snd_soc_jack *headphone_jack; struct snd_soc_jack *mic_jack; struct mutex lock; }; static const struct reg_default max98095_reg_def[] = { { 0xf, 0x00 }, /* 0F */ { 0x10, 0x00 }, /* 10 */ { 0x11, 0x00 }, /* 11 */ { 0x12, 0x00 }, /* 12 */ { 0x13, 0x00 }, /* 13 */ { 0x14, 0x00 }, /* 14 */ { 0x15, 0x00 }, /* 15 */ { 0x16, 0x00 }, /* 16 */ { 0x17, 0x00 }, /* 17 */ { 0x18, 0x00 }, /* 18 */ { 0x19, 0x00 }, /* 19 */ { 0x1a, 0x00 }, /* 1A */ { 0x1b, 0x00 }, /* 1B */ { 0x1c, 0x00 }, /* 1C */ { 0x1d, 0x00 }, /* 1D */ { 0x1e, 0x00 }, /* 1E */ { 0x1f, 0x00 }, /* 1F */ { 0x20, 0x00 }, /* 20 */ { 0x21, 0x00 }, /* 21 */ { 0x22, 0x00 }, /* 22 */ { 0x23, 0x00 }, /* 23 */ { 0x24, 0x00 }, /* 24 */ { 0x25, 0x00 }, /* 25 */ { 0x26, 0x00 }, /* 26 */ { 0x27, 0x00 }, /* 27 */ { 0x28, 0x00 }, /* 28 */ { 0x29, 0x00 }, /* 29 */ { 0x2a, 0x00 }, /* 2A */ { 0x2b, 0x00 }, /* 2B */ { 0x2c, 0x00 }, /* 2C */ { 0x2d, 0x00 }, /* 2D */ { 0x2e, 0x00 }, /* 2E */ { 0x2f, 0x00 }, /* 2F */ { 0x30, 0x00 }, /* 30 */ { 0x31, 0x00 }, /* 31 */ { 0x32, 0x00 }, /* 32 */ { 0x33, 0x00 }, /* 33 */ { 0x34, 0x00 }, /* 34 */ { 0x35, 0x00 }, /* 35 */ { 0x36, 0x00 }, /* 36 */ { 0x37, 0x00 }, /* 37 */ { 0x38, 0x00 }, /* 38 */ { 0x39, 0x00 }, /* 39 */ { 0x3a, 0x00 }, /* 3A */ { 0x3b, 0x00 }, /* 3B */ { 0x3c, 0x00 }, /* 3C */ { 0x3d, 0x00 }, /* 3D */ { 0x3e, 0x00 }, /* 3E */ { 0x3f, 0x00 }, /* 3F */ { 0x40, 0x00 }, /* 40 */ { 0x41, 0x00 }, /* 41 */ { 0x42, 0x00 }, /* 42 */ { 0x43, 0x00 }, /* 43 */ { 0x44, 0x00 }, /* 44 */ { 0x45, 0x00 }, /* 45 */ { 0x46, 0x00 }, /* 46 */ { 0x47, 0x00 }, /* 47 */ { 0x48, 0x00 }, /* 48 */ { 0x49, 0x00 }, /* 49 */ { 0x4a, 0x00 }, /* 4A */ { 0x4b, 0x00 }, /* 4B */ { 0x4c, 0x00 }, /* 4C */ { 0x4d, 0x00 }, /* 4D */ { 0x4e, 0x00 }, /* 4E */ { 0x4f, 0x00 }, /* 4F */ { 0x50, 0x00 }, /* 50 */ { 0x51, 0x00 }, /* 51 */ { 0x52, 0x00 }, /* 52 */ { 0x53, 0x00 }, /* 53 */ { 0x54, 0x00 }, /* 54 */ { 0x55, 0x00 }, /* 55 */ { 0x56, 0x00 }, /* 56 */ { 0x57, 0x00 }, /* 57 */ { 0x58, 0x00 }, /* 58 */ { 0x59, 0x00 }, /* 59 */ { 0x5a, 0x00 }, /* 5A */ { 0x5b, 0x00 }, /* 5B */ { 0x5c, 0x00 }, /* 5C */ { 0x5d, 0x00 }, /* 5D */ { 0x5e, 0x00 }, /* 5E */ { 0x5f, 0x00 }, /* 5F */ { 0x60, 0x00 }, /* 60 */ { 0x61, 0x00 }, /* 61 */ { 0x62, 0x00 }, /* 62 */ { 0x63, 0x00 }, /* 63 */ { 0x64, 0x00 }, /* 64 */ { 0x65, 0x00 }, /* 65 */ { 0x66, 0x00 }, /* 66 */ { 0x67, 0x00 }, /* 67 */ { 0x68, 0x00 }, /* 68 */ { 0x69, 0x00 }, /* 69 */ { 0x6a, 0x00 }, /* 6A */ { 0x6b, 0x00 }, /* 6B */ { 0x6c, 0x00 }, /* 6C */ { 0x6d, 0x00 }, /* 6D */ { 0x6e, 0x00 }, /* 6E */ { 0x6f, 0x00 }, /* 6F */ { 0x70, 0x00 }, /* 70 */ { 0x71, 0x00 }, /* 71 */ { 0x72, 0x00 }, /* 72 */ { 0x73, 0x00 }, /* 73 */ { 0x74, 0x00 }, /* 74 */ { 0x75, 0x00 }, /* 75 */ { 0x76, 0x00 }, /* 76 */ { 0x77, 0x00 }, /* 77 */ { 0x78, 0x00 }, /* 78 */ { 0x79, 0x00 }, /* 79 */ { 0x7a, 0x00 }, /* 7A */ { 0x7b, 0x00 }, /* 7B */ { 0x7c, 0x00 }, /* 7C */ { 0x7d, 0x00 }, /* 7D */ { 0x7e, 0x00 }, /* 7E */ { 0x7f, 0x00 }, /* 7F */ { 0x80, 0x00 }, /* 80 */ { 0x81, 0x00 }, /* 81 */ { 0x82, 0x00 }, /* 82 */ { 0x83, 0x00 }, /* 83 */ { 0x84, 0x00 }, /* 84 */ { 0x85, 0x00 }, /* 85 */ { 0x86, 0x00 }, /* 86 */ { 0x87, 0x00 }, /* 87 */ { 0x88, 0x00 }, /* 88 */ { 0x89, 0x00 }, /* 89 */ { 0x8a, 0x00 }, /* 8A */ { 0x8b, 0x00 }, /* 8B */ { 0x8c, 0x00 }, /* 8C */ { 0x8d, 0x00 }, /* 8D */ { 0x8e, 0x00 }, /* 8E */ { 0x8f, 0x00 }, /* 8F */ { 0x90, 0x00 }, /* 90 */ { 0x91, 0x00 }, /* 91 */ { 0x92, 0x30 }, /* 92 */ { 0x93, 0xF0 }, /* 93 */ { 0x94, 0x00 }, /* 94 */ { 0x95, 0x00 }, /* 95 */ { 0x96, 0x3F }, /* 96 */ { 0x97, 0x00 }, /* 97 */ { 0xff, 0x00 }, /* FF */ }; static bool max98095_readable(struct device *dev, unsigned int reg) { switch (reg) { case M98095_001_HOST_INT_STS ... M98095_097_PWR_SYS: case M98095_0FF_REV_ID: return true; default: return false; } } static bool max98095_writeable(struct device *dev, unsigned int reg) { switch (reg) { case M98095_00F_HOST_CFG ... M98095_097_PWR_SYS: return true; default: return false; } } static bool max98095_volatile(struct device *dev, unsigned int reg) { switch (reg) { case M98095_000_HOST_DATA ... M98095_00E_TEMP_SENSOR_STS: case M98095_REG_MAX_CACHED + 1 ... M98095_0FF_REV_ID: return true; default: return false; } } static const struct regmap_config max98095_regmap = { .reg_bits = 8, .val_bits = 8, .reg_defaults = max98095_reg_def, .num_reg_defaults = ARRAY_SIZE(max98095_reg_def), .max_register = M98095_0FF_REV_ID, .cache_type = REGCACHE_RBTREE, .readable_reg = max98095_readable, .writeable_reg = max98095_writeable, .volatile_reg = max98095_volatile, }; /* * Load equalizer DSP coefficient configurations registers */ static void m98095_eq_band(struct snd_soc_component *component, unsigned int dai, unsigned int band, u16 *coefs) { unsigned int eq_reg; unsigned int i; if (WARN_ON(band > 4) || WARN_ON(dai > 1)) return; /* Load the base register address */ eq_reg = dai ? M98095_142_DAI2_EQ_BASE : M98095_110_DAI1_EQ_BASE; /* Add the band address offset, note adjustment for word address */ eq_reg += band * (M98095_COEFS_PER_BAND << 1); /* Step through the registers and coefs */ for (i = 0; i < M98095_COEFS_PER_BAND; i++) { snd_soc_component_write(component, eq_reg++, M98095_BYTE1(coefs[i])); snd_soc_component_write(component, eq_reg++, M98095_BYTE0(coefs[i])); } } /* * Load biquad filter coefficient configurations registers */ static void m98095_biquad_band(struct snd_soc_component *component, unsigned int dai, unsigned int band, u16 *coefs) { unsigned int bq_reg; unsigned int i; if (WARN_ON(band > 1) || WARN_ON(dai > 1)) return; /* Load the base register address */ bq_reg = dai ? M98095_17E_DAI2_BQ_BASE : M98095_174_DAI1_BQ_BASE; /* Add the band address offset, note adjustment for word address */ bq_reg += band * (M98095_COEFS_PER_BAND << 1); /* Step through the registers and coefs */ for (i = 0; i < M98095_COEFS_PER_BAND; i++) { snd_soc_component_write(component, bq_reg++, M98095_BYTE1(coefs[i])); snd_soc_component_write(component, bq_reg++, M98095_BYTE0(coefs[i])); } } static const char * const max98095_fltr_mode[] = { "Voice", "Music" }; static SOC_ENUM_SINGLE_DECL(max98095_dai1_filter_mode_enum, M98095_02E_DAI1_FILTERS, 7, max98095_fltr_mode); static SOC_ENUM_SINGLE_DECL(max98095_dai2_filter_mode_enum, M98095_038_DAI2_FILTERS, 7, max98095_fltr_mode); static const char * const max98095_extmic_text[] = { "None", "MIC1", "MIC2" }; static SOC_ENUM_SINGLE_DECL(max98095_extmic_enum, M98095_087_CFG_MIC, 0, max98095_extmic_text); static const struct snd_kcontrol_new max98095_extmic_mux = SOC_DAPM_ENUM("External MIC Mux", max98095_extmic_enum); static const char * const max98095_linein_text[] = { "INA", "INB" }; static SOC_ENUM_SINGLE_DECL(max98095_linein_enum, M98095_086_CFG_LINE, 6, max98095_linein_text); static const struct snd_kcontrol_new max98095_linein_mux = SOC_DAPM_ENUM("Linein Input Mux", max98095_linein_enum); static const char * const max98095_line_mode_text[] = { "Stereo", "Differential"}; static SOC_ENUM_SINGLE_DECL(max98095_linein_mode_enum, M98095_086_CFG_LINE, 7, max98095_line_mode_text); static SOC_ENUM_SINGLE_DECL(max98095_lineout_mode_enum, M98095_086_CFG_LINE, 4, max98095_line_mode_text); static const char * const max98095_dai_fltr[] = { "Off", "Elliptical-HPF-16k", "Butterworth-HPF-16k", "Elliptical-HPF-8k", "Butterworth-HPF-8k", "Butterworth-HPF-Fs/240"}; static SOC_ENUM_SINGLE_DECL(max98095_dai1_dac_filter_enum, M98095_02E_DAI1_FILTERS, 0, max98095_dai_fltr); static SOC_ENUM_SINGLE_DECL(max98095_dai2_dac_filter_enum, M98095_038_DAI2_FILTERS, 0, max98095_dai_fltr); static SOC_ENUM_SINGLE_DECL(max98095_dai3_dac_filter_enum, M98095_042_DAI3_FILTERS, 0, max98095_dai_fltr); static int max98095_mic1pre_set(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) { struct snd_soc_component *component = snd_soc_kcontrol_component(kcontrol); struct max98095_priv *max98095 = snd_soc_component_get_drvdata(component); unsigned int sel = ucontrol->value.integer.value[0]; max98095->mic1pre = sel; snd_soc_component_update_bits(component, M98095_05F_LVL_MIC1, M98095_MICPRE_MASK, (1+sel)<<M98095_MICPRE_SHIFT); return 0; } static int max98095_mic1pre_get(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) { struct snd_soc_component *component = snd_soc_kcontrol_component(kcontrol); struct max98095_priv *max98095 = snd_soc_component_get_drvdata(component); ucontrol->value.integer.value[0] = max98095->mic1pre; return 0; } static int max98095_mic2pre_set(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) { struct snd_soc_component *component = snd_soc_kcontrol_component(kcontrol); struct max98095_priv *max98095 = snd_soc_component_get_drvdata(component); unsigned int sel = ucontrol->value.integer.value[0]; max98095->mic2pre = sel; snd_soc_component_update_bits(component, M98095_060_LVL_MIC2, M98095_MICPRE_MASK, (1+sel)<<M98095_MICPRE_SHIFT); return 0; } static int max98095_mic2pre_get(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) { struct snd_soc_component *component = snd_soc_kcontrol_component(kcontrol); struct max98095_priv *max98095 = snd_soc_component_get_drvdata(component); ucontrol->value.integer.value[0] = max98095->mic2pre; return 0; } static const DECLARE_TLV_DB_RANGE(max98095_micboost_tlv, 0, 1, TLV_DB_SCALE_ITEM(0, 2000, 0), 2, 2, TLV_DB_SCALE_ITEM(3000, 0, 0) ); static const DECLARE_TLV_DB_SCALE(max98095_mic_tlv, 0, 100, 0); static const DECLARE_TLV_DB_SCALE(max98095_adc_tlv, -1200, 100, 0); static const DECLARE_TLV_DB_SCALE(max98095_adcboost_tlv, 0, 600, 0); static const DECLARE_TLV_DB_RANGE(max98095_hp_tlv, 0, 6, TLV_DB_SCALE_ITEM(-6700, 400, 0), 7, 14, TLV_DB_SCALE_ITEM(-4000, 300, 0), 15, 21, TLV_DB_SCALE_ITEM(-1700, 200, 0), 22, 27, TLV_DB_SCALE_ITEM(-400, 100, 0), 28, 31, TLV_DB_SCALE_ITEM(150, 50, 0) ); static const DECLARE_TLV_DB_RANGE(max98095_spk_tlv, 0, 10, TLV_DB_SCALE_ITEM(-5900, 400, 0), 11, 18, TLV_DB_SCALE_ITEM(-1700, 200, 0), 19, 27, TLV_DB_SCALE_ITEM(-200, 100, 0), 28, 39, TLV_DB_SCALE_ITEM(650, 50, 0) ); static const DECLARE_TLV_DB_RANGE(max98095_rcv_lout_tlv, 0, 6, TLV_DB_SCALE_ITEM(-6200, 400, 0), 7, 14, TLV_DB_SCALE_ITEM(-3500, 300, 0), 15, 21, TLV_DB_SCALE_ITEM(-1200, 200, 0), 22, 27, TLV_DB_SCALE_ITEM(100, 100, 0), 28, 31, TLV_DB_SCALE_ITEM(650, 50, 0) ); static const DECLARE_TLV_DB_RANGE(max98095_lin_tlv, 0, 2, TLV_DB_SCALE_ITEM(-600, 300, 0), 3, 3, TLV_DB_SCALE_ITEM(300, 1100, 0), 4, 5, TLV_DB_SCALE_ITEM(1400, 600, 0) ); static const struct snd_kcontrol_new max98095_snd_controls[] = { SOC_DOUBLE_R_TLV("Headphone Volume", M98095_064_LVL_HP_L, M98095_065_LVL_HP_R, 0, 31, 0, max98095_hp_tlv), SOC_DOUBLE_R_TLV("Speaker Volume", M98095_067_LVL_SPK_L, M98095_068_LVL_SPK_R, 0, 39, 0, max98095_spk_tlv), SOC_SINGLE_TLV("Receiver Volume", M98095_066_LVL_RCV, 0, 31, 0, max98095_rcv_lout_tlv), SOC_DOUBLE_R_TLV("Lineout Volume", M98095_062_LVL_LINEOUT1, M98095_063_LVL_LINEOUT2, 0, 31, 0, max98095_rcv_lout_tlv), SOC_DOUBLE_R("Headphone Switch", M98095_064_LVL_HP_L, M98095_065_LVL_HP_R, 7, 1, 1), SOC_DOUBLE_R("Speaker Switch", M98095_067_LVL_SPK_L, M98095_068_LVL_SPK_R, 7, 1, 1), SOC_SINGLE("Receiver Switch", M98095_066_LVL_RCV, 7, 1, 1), SOC_DOUBLE_R("Lineout Switch", M98095_062_LVL_LINEOUT1, M98095_063_LVL_LINEOUT2, 7, 1, 1), SOC_SINGLE_TLV("MIC1 Volume", M98095_05F_LVL_MIC1, 0, 20, 1, max98095_mic_tlv), SOC_SINGLE_TLV("MIC2 Volume", M98095_060_LVL_MIC2, 0, 20, 1, max98095_mic_tlv), SOC_SINGLE_EXT_TLV("MIC1 Boost Volume", M98095_05F_LVL_MIC1, 5, 2, 0, max98095_mic1pre_get, max98095_mic1pre_set, max98095_micboost_tlv), SOC_SINGLE_EXT_TLV("MIC2 Boost Volume", M98095_060_LVL_MIC2, 5, 2, 0, max98095_mic2pre_get, max98095_mic2pre_set, max98095_micboost_tlv), SOC_SINGLE_TLV("Linein Volume", M98095_061_LVL_LINEIN, 0, 5, 1, max98095_lin_tlv), SOC_SINGLE_TLV("ADCL Volume", M98095_05D_LVL_ADC_L, 0, 15, 1, max98095_adc_tlv), SOC_SINGLE_TLV("ADCR Volume", M98095_05E_LVL_ADC_R, 0, 15, 1, max98095_adc_tlv), SOC_SINGLE_TLV("ADCL Boost Volume", M98095_05D_LVL_ADC_L, 4, 3, 0, max98095_adcboost_tlv), SOC_SINGLE_TLV("ADCR Boost Volume", M98095_05E_LVL_ADC_R, 4, 3, 0, max98095_adcboost_tlv), SOC_SINGLE("EQ1 Switch", M98095_088_CFG_LEVEL, 0, 1, 0), SOC_SINGLE("EQ2 Switch", M98095_088_CFG_LEVEL, 1, 1, 0), SOC_SINGLE("Biquad1 Switch", M98095_088_CFG_LEVEL, 2, 1, 0), SOC_SINGLE("Biquad2 Switch", M98095_088_CFG_LEVEL, 3, 1, 0), SOC_ENUM("DAI1 Filter Mode", max98095_dai1_filter_mode_enum), SOC_ENUM("DAI2 Filter Mode", max98095_dai2_filter_mode_enum), SOC_ENUM("DAI1 DAC Filter", max98095_dai1_dac_filter_enum), SOC_ENUM("DAI2 DAC Filter", max98095_dai2_dac_filter_enum), SOC_ENUM("DAI3 DAC Filter", max98095_dai3_dac_filter_enum), SOC_ENUM("Linein Mode", max98095_linein_mode_enum), SOC_ENUM("Lineout Mode", max98095_lineout_mode_enum), }; /* Left speaker mixer switch */ static const struct snd_kcontrol_new max98095_left_speaker_mixer_controls[] = { SOC_DAPM_SINGLE("Left DAC1 Switch", M98095_050_MIX_SPK_LEFT, 0, 1, 0), SOC_DAPM_SINGLE("Right DAC1 Switch", M98095_050_MIX_SPK_LEFT, 6, 1, 0), SOC_DAPM_SINGLE("Mono DAC2 Switch", M98095_050_MIX_SPK_LEFT, 3, 1, 0), SOC_DAPM_SINGLE("Mono DAC3 Switch", M98095_050_MIX_SPK_LEFT, 3, 1, 0), SOC_DAPM_SINGLE("MIC1 Switch", M98095_050_MIX_SPK_LEFT, 4, 1, 0), SOC_DAPM_SINGLE("MIC2 Switch", M98095_050_MIX_SPK_LEFT, 5, 1, 0), SOC_DAPM_SINGLE("IN1 Switch", M98095_050_MIX_SPK_LEFT, 1, 1, 0), SOC_DAPM_SINGLE("IN2 Switch", M98095_050_MIX_SPK_LEFT, 2, 1, 0), }; /* Right speaker mixer switch */ static const struct snd_kcontrol_new max98095_right_speaker_mixer_controls[] = { SOC_DAPM_SINGLE("Left DAC1 Switch", M98095_051_MIX_SPK_RIGHT, 6, 1, 0), SOC_DAPM_SINGLE("Right DAC1 Switch", M98095_051_MIX_SPK_RIGHT, 0, 1, 0), SOC_DAPM_SINGLE("Mono DAC2 Switch", M98095_051_MIX_SPK_RIGHT, 3, 1, 0), SOC_DAPM_SINGLE("Mono DAC3 Switch", M98095_051_MIX_SPK_RIGHT, 3, 1, 0), SOC_DAPM_SINGLE("MIC1 Switch", M98095_051_MIX_SPK_RIGHT, 5, 1, 0), SOC_DAPM_SINGLE("MIC2 Switch", M98095_051_MIX_SPK_RIGHT, 4, 1, 0), SOC_DAPM_SINGLE("IN1 Switch", M98095_051_MIX_SPK_RIGHT, 1, 1, 0), SOC_DAPM_SINGLE("IN2 Switch", M98095_051_MIX_SPK_RIGHT, 2, 1, 0), }; /* Left headphone mixer switch */ static const struct snd_kcontrol_new max98095_left_hp_mixer_controls[] = { SOC_DAPM_SINGLE("Left DAC1 Switch", M98095_04C_MIX_HP_LEFT, 0, 1, 0), SOC_DAPM_SINGLE("Right DAC1 Switch", M98095_04C_MIX_HP_LEFT, 5, 1, 0), SOC_DAPM_SINGLE("MIC1 Switch", M98095_04C_MIX_HP_LEFT, 3, 1, 0), SOC_DAPM_SINGLE("MIC2 Switch", M98095_04C_MIX_HP_LEFT, 4, 1, 0), SOC_DAPM_SINGLE("IN1 Switch", M98095_04C_MIX_HP_LEFT, 1, 1, 0), SOC_DAPM_SINGLE("IN2 Switch", M98095_04C_MIX_HP_LEFT, 2, 1, 0), }; /* Right headphone mixer switch */ static const struct snd_kcontrol_new max98095_right_hp_mixer_controls[] = { SOC_DAPM_SINGLE("Left DAC1 Switch", M98095_04D_MIX_HP_RIGHT, 5, 1, 0), SOC_DAPM_SINGLE("Right DAC1 Switch", M98095_04D_MIX_HP_RIGHT, 0, 1, 0), SOC_DAPM_SINGLE("MIC1 Switch", M98095_04D_MIX_HP_RIGHT, 3, 1, 0), SOC_DAPM_SINGLE("MIC2 Switch", M98095_04D_MIX_HP_RIGHT, 4, 1, 0), SOC_DAPM_SINGLE("IN1 Switch", M98095_04D_MIX_HP_RIGHT, 1, 1, 0), SOC_DAPM_SINGLE("IN2 Switch", M98095_04D_MIX_HP_RIGHT, 2, 1, 0), }; /* Receiver earpiece mixer switch */ static const struct snd_kcontrol_new max98095_mono_rcv_mixer_controls[] = { SOC_DAPM_SINGLE("Left DAC1 Switch", M98095_04F_MIX_RCV, 0, 1, 0), SOC_DAPM_SINGLE("Right DAC1 Switch", M98095_04F_MIX_RCV, 5, 1, 0), SOC_DAPM_SINGLE("MIC1 Switch", M98095_04F_MIX_RCV, 3, 1, 0), SOC_DAPM_SINGLE("MIC2 Switch", M98095_04F_MIX_RCV, 4, 1, 0), SOC_DAPM_SINGLE("IN1 Switch", M98095_04F_MIX_RCV, 1, 1, 0), SOC_DAPM_SINGLE("IN2 Switch", M98095_04F_MIX_RCV, 2, 1, 0), }; /* Left lineout mixer switch */ static const struct snd_kcontrol_new max98095_left_lineout_mixer_controls[] = { SOC_DAPM_SINGLE("Left DAC1 Switch", M98095_053_MIX_LINEOUT1, 5, 1, 0), SOC_DAPM_SINGLE("Right DAC1 Switch", M98095_053_MIX_LINEOUT1, 0, 1, 0), SOC_DAPM_SINGLE("MIC1 Switch", M98095_053_MIX_LINEOUT1, 3, 1, 0), SOC_DAPM_SINGLE("MIC2 Switch", M98095_053_MIX_LINEOUT1, 4, 1, 0), SOC_DAPM_SINGLE("IN1 Switch", M98095_053_MIX_LINEOUT1, 1, 1, 0), SOC_DAPM_SINGLE("IN2 Switch", M98095_053_MIX_LINEOUT1, 2, 1, 0), }; /* Right lineout mixer switch */ static const struct snd_kcontrol_new max98095_right_lineout_mixer_controls[] = { SOC_DAPM_SINGLE("Left DAC1 Switch", M98095_054_MIX_LINEOUT2, 0, 1, 0), SOC_DAPM_SINGLE("Right DAC1 Switch", M98095_054_MIX_LINEOUT2, 5, 1, 0), SOC_DAPM_SINGLE("MIC1 Switch", M98095_054_MIX_LINEOUT2, 3, 1, 0), SOC_DAPM_SINGLE("MIC2 Switch", M98095_054_MIX_LINEOUT2, 4, 1, 0), SOC_DAPM_SINGLE("IN1 Switch", M98095_054_MIX_LINEOUT2, 1, 1, 0), SOC_DAPM_SINGLE("IN2 Switch", M98095_054_MIX_LINEOUT2, 2, 1, 0), }; /* Left ADC mixer switch */ static const struct snd_kcontrol_new max98095_left_ADC_mixer_controls[] = { SOC_DAPM_SINGLE("MIC1 Switch", M98095_04A_MIX_ADC_LEFT, 7, 1, 0), SOC_DAPM_SINGLE("MIC2 Switch", M98095_04A_MIX_ADC_LEFT, 6, 1, 0), SOC_DAPM_SINGLE("IN1 Switch", M98095_04A_MIX_ADC_LEFT, 3, 1, 0), SOC_DAPM_SINGLE("IN2 Switch", M98095_04A_MIX_ADC_LEFT, 2, 1, 0), }; /* Right ADC mixer switch */ static const struct snd_kcontrol_new max98095_right_ADC_mixer_controls[] = { SOC_DAPM_SINGLE("MIC1 Switch", M98095_04B_MIX_ADC_RIGHT, 7, 1, 0), SOC_DAPM_SINGLE("MIC2 Switch", M98095_04B_MIX_ADC_RIGHT, 6, 1, 0), SOC_DAPM_SINGLE("IN1 Switch", M98095_04B_MIX_ADC_RIGHT, 3, 1, 0), SOC_DAPM_SINGLE("IN2 Switch", M98095_04B_MIX_ADC_RIGHT, 2, 1, 0), }; static int max98095_mic_event(struct snd_soc_dapm_widget *w, struct snd_kcontrol *kcontrol, int event) { struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm); struct max98095_priv *max98095 = snd_soc_component_get_drvdata(component); switch (event) { case SND_SOC_DAPM_POST_PMU: if (w->reg == M98095_05F_LVL_MIC1) { snd_soc_component_update_bits(component, w->reg, M98095_MICPRE_MASK, (1+max98095->mic1pre)<<M98095_MICPRE_SHIFT); } else { snd_soc_component_update_bits(component, w->reg, M98095_MICPRE_MASK, (1+max98095->mic2pre)<<M98095_MICPRE_SHIFT); } break; case SND_SOC_DAPM_POST_PMD: snd_soc_component_update_bits(component, w->reg, M98095_MICPRE_MASK, 0); break; default: return -EINVAL; } return 0; } /* * The line inputs are stereo inputs with the left and right * channels sharing a common PGA power control signal. */ static int max98095_line_pga(struct snd_soc_dapm_widget *w, int event, u8 channel) { struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm); struct max98095_priv *max98095 = snd_soc_component_get_drvdata(component); u8 *state; if (WARN_ON(!(channel == 1 || channel == 2))) return -EINVAL; state = &max98095->lin_state; switch (event) { case SND_SOC_DAPM_POST_PMU: *state |= channel; snd_soc_component_update_bits(component, w->reg, (1 << w->shift), (1 << w->shift)); break; case SND_SOC_DAPM_POST_PMD: *state &= ~channel; if (*state == 0) { snd_soc_component_update_bits(component, w->reg, (1 << w->shift), 0); } break; default: return -EINVAL; } return 0; } static int max98095_pga_in1_event(struct snd_soc_dapm_widget *w, struct snd_kcontrol *k, int event) { return max98095_line_pga(w, event, 1); } static int max98095_pga_in2_event(struct snd_soc_dapm_widget *w, struct snd_kcontrol *k, int event) { return max98095_line_pga(w, event, 2); } /* * The stereo line out mixer outputs to two stereo line outs. * The 2nd pair has a separate set of enables. */ static int max98095_lineout_event(struct snd_soc_dapm_widget *w, struct snd_kcontrol *kcontrol, int event) { struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm); switch (event) { case SND_SOC_DAPM_POST_PMU: snd_soc_component_update_bits(component, w->reg, (1 << (w->shift+2)), (1 << (w->shift+2))); break; case SND_SOC_DAPM_POST_PMD: snd_soc_component_update_bits(component, w->reg, (1 << (w->shift+2)), 0); break; default: return -EINVAL; } return 0; } static const struct snd_soc_dapm_widget max98095_dapm_widgets[] = { SND_SOC_DAPM_ADC("ADCL", "HiFi Capture", M98095_090_PWR_EN_IN, 0, 0), SND_SOC_DAPM_ADC("ADCR", "HiFi Capture", M98095_090_PWR_EN_IN, 1, 0), SND_SOC_DAPM_DAC("DACL1", "HiFi Playback", M98095_091_PWR_EN_OUT, 0, 0), SND_SOC_DAPM_DAC("DACR1", "HiFi Playback", M98095_091_PWR_EN_OUT, 1, 0), SND_SOC_DAPM_DAC("DACM2", "Aux Playback", M98095_091_PWR_EN_OUT, 2, 0), SND_SOC_DAPM_DAC("DACM3", "Voice Playback", M98095_091_PWR_EN_OUT, 2, 0), SND_SOC_DAPM_PGA("HP Left Out", M98095_091_PWR_EN_OUT, 6, 0, NULL, 0), SND_SOC_DAPM_PGA("HP Right Out", M98095_091_PWR_EN_OUT, 7, 0, NULL, 0), SND_SOC_DAPM_PGA("SPK Left Out", M98095_091_PWR_EN_OUT, 4, 0, NULL, 0), SND_SOC_DAPM_PGA("SPK Right Out", M98095_091_PWR_EN_OUT, 5, 0, NULL, 0), SND_SOC_DAPM_PGA("RCV Mono Out", M98095_091_PWR_EN_OUT, 3, 0, NULL, 0), SND_SOC_DAPM_PGA_E("LINE Left Out", M98095_092_PWR_EN_OUT, 0, 0, NULL, 0, max98095_lineout_event, SND_SOC_DAPM_PRE_PMD), SND_SOC_DAPM_PGA_E("LINE Right Out", M98095_092_PWR_EN_OUT, 1, 0, NULL, 0, max98095_lineout_event, SND_SOC_DAPM_PRE_PMD), SND_SOC_DAPM_MUX("External MIC", SND_SOC_NOPM, 0, 0, &max98095_extmic_mux), SND_SOC_DAPM_MUX("Linein Mux", SND_SOC_NOPM, 0, 0, &max98095_linein_mux), SND_SOC_DAPM_MIXER("Left Headphone Mixer", SND_SOC_NOPM, 0, 0, &max98095_left_hp_mixer_controls[0], ARRAY_SIZE(max98095_left_hp_mixer_controls)), SND_SOC_DAPM_MIXER("Right Headphone Mixer", SND_SOC_NOPM, 0, 0, &max98095_right_hp_mixer_controls[0], ARRAY_SIZE(max98095_right_hp_mixer_controls)), SND_SOC_DAPM_MIXER("Left Speaker Mixer", SND_SOC_NOPM, 0, 0, &max98095_left_speaker_mixer_controls[0], ARRAY_SIZE(max98095_left_speaker_mixer_controls)), SND_SOC_DAPM_MIXER("Right Speaker Mixer", SND_SOC_NOPM, 0, 0, &max98095_right_speaker_mixer_controls[0], ARRAY_SIZE(max98095_right_speaker_mixer_controls)), SND_SOC_DAPM_MIXER("Receiver Mixer", SND_SOC_NOPM, 0, 0, &max98095_mono_rcv_mixer_controls[0], ARRAY_SIZE(max98095_mono_rcv_mixer_controls)), SND_SOC_DAPM_MIXER("Left Lineout Mixer", SND_SOC_NOPM, 0, 0, &max98095_left_lineout_mixer_controls[0], ARRAY_SIZE(max98095_left_lineout_mixer_controls)), SND_SOC_DAPM_MIXER("Right Lineout Mixer", SND_SOC_NOPM, 0, 0, &max98095_right_lineout_mixer_controls[0], ARRAY_SIZE(max98095_right_lineout_mixer_controls)), SND_SOC_DAPM_MIXER("Left ADC Mixer", SND_SOC_NOPM, 0, 0, &max98095_left_ADC_mixer_controls[0], ARRAY_SIZE(max98095_left_ADC_mixer_controls)), SND_SOC_DAPM_MIXER("Right ADC Mixer", SND_SOC_NOPM, 0, 0, &max98095_right_ADC_mixer_controls[0], ARRAY_SIZE(max98095_right_ADC_mixer_controls)), SND_SOC_DAPM_PGA_E("MIC1 Input", M98095_05F_LVL_MIC1, 5, 0, NULL, 0, max98095_mic_event, SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD), SND_SOC_DAPM_PGA_E("MIC2 Input", M98095_060_LVL_MIC2, 5, 0, NULL, 0, max98095_mic_event, SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD), SND_SOC_DAPM_PGA_E("IN1 Input", M98095_090_PWR_EN_IN, 7, 0, NULL, 0, max98095_pga_in1_event, SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD), SND_SOC_DAPM_PGA_E("IN2 Input", M98095_090_PWR_EN_IN, 7, 0, NULL, 0, max98095_pga_in2_event, SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD), SND_SOC_DAPM_MICBIAS("MICBIAS1", M98095_090_PWR_EN_IN, 2, 0), SND_SOC_DAPM_MICBIAS("MICBIAS2", M98095_090_PWR_EN_IN, 3, 0), SND_SOC_DAPM_OUTPUT("HPL"), SND_SOC_DAPM_OUTPUT("HPR"), SND_SOC_DAPM_OUTPUT("SPKL"), SND_SOC_DAPM_OUTPUT("SPKR"), SND_SOC_DAPM_OUTPUT("RCV"), SND_SOC_DAPM_OUTPUT("OUT1"), SND_SOC_DAPM_OUTPUT("OUT2"), SND_SOC_DAPM_OUTPUT("OUT3"), SND_SOC_DAPM_OUTPUT("OUT4"), SND_SOC_DAPM_INPUT("MIC1"), SND_SOC_DAPM_INPUT("MIC2"), SND_SOC_DAPM_INPUT("INA1"), SND_SOC_DAPM_INPUT("INA2"), SND_SOC_DAPM_INPUT("INB1"), SND_SOC_DAPM_INPUT("INB2"), }; static const struct snd_soc_dapm_route max98095_audio_map[] = { /* Left headphone output mixer */ {"Left Headphone Mixer", "Left DAC1 Switch", "DACL1"}, {"Left Headphone Mixer", "Right DAC1 Switch", "DACR1"}, {"Left Headphone Mixer", "MIC1 Switch", "MIC1 Input"}, {"Left Headphone Mixer", "MIC2 Switch", "MIC2 Input"}, {"Left Headphone Mixer", "IN1 Switch", "IN1 Input"}, {"Left Headphone Mixer", "IN2 Switch", "IN2 Input"}, /* Right headphone output mixer */ {"Right Headphone Mixer", "Left DAC1 Switch", "DACL1"}, {"Right Headphone Mixer", "Right DAC1 Switch", "DACR1"}, {"Right Headphone Mixer", "MIC1 Switch", "MIC1 Input"}, {"Right Headphone Mixer", "MIC2 Switch", "MIC2 Input"}, {"Right Headphone Mixer", "IN1 Switch", "IN1 Input"}, {"Right Headphone Mixer", "IN2 Switch", "IN2 Input"}, /* Left speaker output mixer */ {"Left Speaker Mixer", "Left DAC1 Switch", "DACL1"}, {"Left Speaker Mixer", "Right DAC1 Switch", "DACR1"}, {"Left Speaker Mixer", "Mono DAC2 Switch", "DACM2"}, {"Left Speaker Mixer", "Mono DAC3 Switch", "DACM3"}, {"Left Speaker Mixer", "MIC1 Switch", "MIC1 Input"}, {"Left Speaker Mixer", "MIC2 Switch", "MIC2 Input"}, {"Left Speaker Mixer", "IN1 Switch", "IN1 Input"}, {"Left Speaker Mixer", "IN2 Switch", "IN2 Input"}, /* Right speaker output mixer */ {"Right Speaker Mixer", "Left DAC1 Switch", "DACL1"}, {"Right Speaker Mixer", "Right DAC1 Switch", "DACR1"}, {"Right Speaker Mixer", "Mono DAC2 Switch", "DACM2"}, {"Right Speaker Mixer", "Mono DAC3 Switch", "DACM3"}, {"Right Speaker Mixer", "MIC1 Switch", "MIC1 Input"}, {"Right Speaker Mixer", "MIC2 Switch", "MIC2 Input"}, {"Right Speaker Mixer", "IN1 Switch", "IN1 Input"}, {"Right Speaker Mixer", "IN2 Switch", "IN2 Input"}, /* Earpiece/Receiver output mixer */ {"Receiver Mixer", "Left DAC1 Switch", "DACL1"}, {"Receiver Mixer", "Right DAC1 Switch", "DACR1"}, {"Receiver Mixer", "MIC1 Switch", "MIC1 Input"}, {"Receiver Mixer", "MIC2 Switch", "MIC2 Input"}, {"Receiver Mixer", "IN1 Switch", "IN1 Input"}, {"Receiver Mixer", "IN2 Switch", "IN2 Input"}, /* Left Lineout output mixer */ {"Left Lineout Mixer", "Left DAC1 Switch", "DACL1"}, {"Left Lineout Mixer", "Right DAC1 Switch", "DACR1"}, {"Left Lineout Mixer", "MIC1 Switch", "MIC1 Input"}, {"Left Lineout Mixer", "MIC2 Switch", "MIC2 Input"}, {"Left Lineout Mixer", "IN1 Switch", "IN1 Input"}, {"Left Lineout Mixer", "IN2 Switch", "IN2 Input"}, /* Right lineout output mixer */ {"Right Lineout Mixer", "Left DAC1 Switch", "DACL1"}, {"Right Lineout Mixer", "Right DAC1 Switch", "DACR1"}, {"Right Lineout Mixer", "MIC1 Switch", "MIC1 Input"}, {"Right Lineout Mixer", "MIC2 Switch", "MIC2 Input"}, {"Right Lineout Mixer", "IN1 Switch", "IN1 Input"}, {"Right Lineout Mixer", "IN2 Switch", "IN2 Input"}, {"HP Left Out", NULL, "Left Headphone Mixer"}, {"HP Right Out", NULL, "Right Headphone Mixer"}, {"SPK Left Out", NULL, "Left Speaker Mixer"}, {"SPK Right Out", NULL, "Right Speaker Mixer"}, {"RCV Mono Out", NULL, "Receiver Mixer"}, {"LINE Left Out", NULL, "Left Lineout Mixer"}, {"LINE Right Out", NULL, "Right Lineout Mixer"}, {"HPL", NULL, "HP Left Out"}, {"HPR", NULL, "HP Right Out"}, {"SPKL", NULL, "SPK Left Out"}, {"SPKR", NULL, "SPK Right Out"}, {"RCV", NULL, "RCV Mono Out"}, {"OUT1", NULL, "LINE Left Out"}, {"OUT2", NULL, "LINE Right Out"}, {"OUT3", NULL, "LINE Left Out"}, {"OUT4", NULL, "LINE Right Out"}, /* Left ADC input mixer */ {"Left ADC Mixer", "MIC1 Switch", "MIC1 Input"}, {"Left ADC Mixer", "MIC2 Switch", "MIC2 Input"}, {"Left ADC Mixer", "IN1 Switch", "IN1 Input"}, {"Left ADC Mixer", "IN2 Switch", "IN2 Input"}, /* Right ADC input mixer */ {"Right ADC Mixer", "MIC1 Switch", "MIC1 Input"}, {"Right ADC Mixer", "MIC2 Switch", "MIC2 Input"}, {"Right ADC Mixer", "IN1 Switch", "IN1 Input"}, {"Right ADC Mixer", "IN2 Switch", "IN2 Input"}, /* Inputs */ {"ADCL", NULL, "Left ADC Mixer"}, {"ADCR", NULL, "Right ADC Mixer"}, {"IN1 Input", NULL, "INA1"}, {"IN2 Input", NULL, "INA2"}, {"MIC1 Input", NULL, "MIC1"}, {"MIC2 Input", NULL, "MIC2"}, }; /* codec mclk clock divider coefficients */ static const struct { u32 rate; u8 sr; } rate_table[] = { {8000, 0x01}, {11025, 0x02}, {16000, 0x03}, {22050, 0x04}, {24000, 0x05}, {32000, 0x06}, {44100, 0x07}, {48000, 0x08}, {88200, 0x09}, {96000, 0x0A}, }; static int rate_value(int rate, u8 *value) { int i; for (i = 0; i < ARRAY_SIZE(rate_table); i++) { if (rate_table[i].rate >= rate) { *value = rate_table[i].sr; return 0; } } *value = rate_table[0].sr; return -EINVAL; } static int max98095_dai1_hw_params(struct snd_pcm_substream *substream, struct snd_pcm_hw_params *params, struct snd_soc_dai *dai) { struct snd_soc_component *component = dai->component; struct max98095_priv *max98095 = snd_soc_component_get_drvdata(component); struct max98095_cdata *cdata; unsigned long long ni; unsigned int rate; u8 regval; cdata = &max98095->dai[0]; rate = params_rate(params); switch (params_width(params)) { case 16: snd_soc_component_update_bits(component, M98095_02A_DAI1_FORMAT, M98095_DAI_WS, 0); break; case 24: snd_soc_component_update_bits(component, M98095_02A_DAI1_FORMAT, M98095_DAI_WS, M98095_DAI_WS); break; default: return -EINVAL; } if (rate_value(rate, ®val)) return -EINVAL; snd_soc_component_update_bits(component, M98095_027_DAI1_CLKMODE, M98095_CLKMODE_MASK, regval); cdata->rate = rate; /* Configure NI when operating as master */ if (snd_soc_component_read(component, M98095_02A_DAI1_FORMAT) & M98095_DAI_MAS) { if (max98095->sysclk == 0) { dev_err(component->dev, "Invalid system clock frequency\n"); return -EINVAL; } ni = 65536ULL * (rate < 50000 ? 96ULL : 48ULL) * (unsigned long long int)rate; do_div(ni, (unsigned long long int)max98095->sysclk); snd_soc_component_write(component, M98095_028_DAI1_CLKCFG_HI, (ni >> 8) & 0x7F); snd_soc_component_write(component, M98095_029_DAI1_CLKCFG_LO, ni & 0xFF); } /* Update sample rate mode */ if (rate < 50000) snd_soc_component_update_bits(component, M98095_02E_DAI1_FILTERS, M98095_DAI_DHF, 0); else snd_soc_component_update_bits(component, M98095_02E_DAI1_FILTERS, M98095_DAI_DHF, M98095_DAI_DHF); return 0; } static int max98095_dai2_hw_params(struct snd_pcm_substream *substream, struct snd_pcm_hw_params *params, struct snd_soc_dai *dai) { struct snd_soc_component *component = dai->component; struct max98095_priv *max98095 = snd_soc_component_get_drvdata(component); struct max98095_cdata *cdata; unsigned long long ni; unsigned int rate; u8 regval; cdata = &max98095->dai[1]; rate = params_rate(params); switch (params_width(params)) { case 16: snd_soc_component_update_bits(component, M98095_034_DAI2_FORMAT, M98095_DAI_WS, 0); break; case 24: snd_soc_component_update_bits(component, M98095_034_DAI2_FORMAT, M98095_DAI_WS, M98095_DAI_WS); break; default: return -EINVAL; } if (rate_value(rate, ®val)) return -EINVAL; snd_soc_component_update_bits(component, M98095_031_DAI2_CLKMODE, M98095_CLKMODE_MASK, regval); cdata->rate = rate; /* Configure NI when operating as master */ if (snd_soc_component_read(component, M98095_034_DAI2_FORMAT) & M98095_DAI_MAS) { if (max98095->sysclk == 0) { dev_err(component->dev, "Invalid system clock frequency\n"); return -EINVAL; } ni = 65536ULL * (rate < 50000 ? 96ULL : 48ULL) * (unsigned long long int)rate; do_div(ni, (unsigned long long int)max98095->sysclk); snd_soc_component_write(component, M98095_032_DAI2_CLKCFG_HI, (ni >> 8) & 0x7F); snd_soc_component_write(component, M98095_033_DAI2_CLKCFG_LO, ni & 0xFF); } /* Update sample rate mode */ if (rate < 50000) snd_soc_component_update_bits(component, M98095_038_DAI2_FILTERS, M98095_DAI_DHF, 0); else snd_soc_component_update_bits(component, M98095_038_DAI2_FILTERS, M98095_DAI_DHF, M98095_DAI_DHF); return 0; } static int max98095_dai3_hw_params(struct snd_pcm_substream *substream, struct snd_pcm_hw_params *params, struct snd_soc_dai *dai) { struct snd_soc_component *component = dai->component; struct max98095_priv *max98095 = snd_soc_component_get_drvdata(component); struct max98095_cdata *cdata; unsigned long long ni; unsigned int rate; u8 regval; cdata = &max98095->dai[2]; rate = params_rate(params); switch (params_width(params)) { case 16: snd_soc_component_update_bits(component, M98095_03E_DAI3_FORMAT, M98095_DAI_WS, 0); break; case 24: snd_soc_component_update_bits(component, M98095_03E_DAI3_FORMAT, M98095_DAI_WS, M98095_DAI_WS); break; default: return -EINVAL; } if (rate_value(rate, ®val)) return -EINVAL; snd_soc_component_update_bits(component, M98095_03B_DAI3_CLKMODE, M98095_CLKMODE_MASK, regval); cdata->rate = rate; /* Configure NI when operating as master */ if (snd_soc_component_read(component, M98095_03E_DAI3_FORMAT) & M98095_DAI_MAS) { if (max98095->sysclk == 0) { dev_err(component->dev, "Invalid system clock frequency\n"); return -EINVAL; } ni = 65536ULL * (rate < 50000 ? 96ULL : 48ULL) * (unsigned long long int)rate; do_div(ni, (unsigned long long int)max98095->sysclk); snd_soc_component_write(component, M98095_03C_DAI3_CLKCFG_HI, (ni >> 8) & 0x7F); snd_soc_component_write(component, M98095_03D_DAI3_CLKCFG_LO, ni & 0xFF); } /* Update sample rate mode */ if (rate < 50000) snd_soc_component_update_bits(component, M98095_042_DAI3_FILTERS, M98095_DAI_DHF, 0); else snd_soc_component_update_bits(component, M98095_042_DAI3_FILTERS, M98095_DAI_DHF, M98095_DAI_DHF); return 0; } static int max98095_dai_set_sysclk(struct snd_soc_dai *dai, int clk_id, unsigned int freq, int dir) { struct snd_soc_component *component = dai->component; struct max98095_priv *max98095 = snd_soc_component_get_drvdata(component); /* Requested clock frequency is already setup */ if (freq == max98095->sysclk) return 0; if (!IS_ERR(max98095->mclk)) { freq = clk_round_rate(max98095->mclk, freq); clk_set_rate(max98095->mclk, freq); } /* Setup clocks for slave mode, and using the PLL * PSCLK = 0x01 (when master clk is 10MHz to 20MHz) * 0x02 (when master clk is 20MHz to 40MHz).. * 0x03 (when master clk is 40MHz to 60MHz).. */ if ((freq >= 10000000) && (freq < 20000000)) { snd_soc_component_write(component, M98095_026_SYS_CLK, 0x10); } else if ((freq >= 20000000) && (freq < 40000000)) { snd_soc_component_write(component, M98095_026_SYS_CLK, 0x20); } else if ((freq >= 40000000) && (freq < 60000000)) { snd_soc_component_write(component, M98095_026_SYS_CLK, 0x30); } else { dev_err(component->dev, "Invalid master clock frequency\n"); return -EINVAL; } dev_dbg(dai->dev, "Clock source is %d at %uHz\n", clk_id, freq); max98095->sysclk = freq; return 0; } static int max98095_dai1_set_fmt(struct snd_soc_dai *codec_dai, unsigned int fmt) { struct snd_soc_component *component = codec_dai->component; struct max98095_priv *max98095 = snd_soc_component_get_drvdata(component); struct max98095_cdata *cdata; u8 regval = 0; cdata = &max98095->dai[0]; if (fmt != cdata->fmt) { cdata->fmt = fmt; switch (fmt & SND_SOC_DAIFMT_CLOCK_PROVIDER_MASK) { case SND_SOC_DAIFMT_CBC_CFC: /* Consumer mode PLL */ snd_soc_component_write(component, M98095_028_DAI1_CLKCFG_HI, 0x80); snd_soc_component_write(component, M98095_029_DAI1_CLKCFG_LO, 0x00); break; case SND_SOC_DAIFMT_CBP_CFP: /* Set to provider mode */ regval |= M98095_DAI_MAS; break; default: dev_err(component->dev, "Clock mode unsupported"); return -EINVAL; } switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) { case SND_SOC_DAIFMT_I2S: regval |= M98095_DAI_DLY; break; case SND_SOC_DAIFMT_LEFT_J: break; default: return -EINVAL; } switch (fmt & SND_SOC_DAIFMT_INV_MASK) { case SND_SOC_DAIFMT_NB_NF: break; case SND_SOC_DAIFMT_NB_IF: regval |= M98095_DAI_WCI; break; case SND_SOC_DAIFMT_IB_NF: regval |= M98095_DAI_BCI; break; case SND_SOC_DAIFMT_IB_IF: regval |= M98095_DAI_BCI|M98095_DAI_WCI; break; default: return -EINVAL; } snd_soc_component_update_bits(component, M98095_02A_DAI1_FORMAT, M98095_DAI_MAS | M98095_DAI_DLY | M98095_DAI_BCI | M98095_DAI_WCI, regval); snd_soc_component_write(component, M98095_02B_DAI1_CLOCK, M98095_DAI_BSEL64); } return 0; } static int max98095_dai2_set_fmt(struct snd_soc_dai *codec_dai, unsigned int fmt) { struct snd_soc_component *component = codec_dai->component; struct max98095_priv *max98095 = snd_soc_component_get_drvdata(component); struct max98095_cdata *cdata; u8 regval = 0; cdata = &max98095->dai[1]; if (fmt != cdata->fmt) { cdata->fmt = fmt; switch (fmt & SND_SOC_DAIFMT_CLOCK_PROVIDER_MASK) { case SND_SOC_DAIFMT_CBC_CFC: /* Consumer mode PLL */ snd_soc_component_write(component, M98095_032_DAI2_CLKCFG_HI, 0x80); snd_soc_component_write(component, M98095_033_DAI2_CLKCFG_LO, 0x00); break; case SND_SOC_DAIFMT_CBP_CFP: /* Set to provider mode */ regval |= M98095_DAI_MAS; break; default: dev_err(component->dev, "Clock mode unsupported"); return -EINVAL; } switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) { case SND_SOC_DAIFMT_I2S: regval |= M98095_DAI_DLY; break; case SND_SOC_DAIFMT_LEFT_J: break; default: return -EINVAL; } switch (fmt & SND_SOC_DAIFMT_INV_MASK) { case SND_SOC_DAIFMT_NB_NF: break; case SND_SOC_DAIFMT_NB_IF: regval |= M98095_DAI_WCI; break; case SND_SOC_DAIFMT_IB_NF: regval |= M98095_DAI_BCI; break; case SND_SOC_DAIFMT_IB_IF: regval |= M98095_DAI_BCI|M98095_DAI_WCI; break; default: return -EINVAL; } snd_soc_component_update_bits(component, M98095_034_DAI2_FORMAT, M98095_DAI_MAS | M98095_DAI_DLY | M98095_DAI_BCI | M98095_DAI_WCI, regval); snd_soc_component_write(component, M98095_035_DAI2_CLOCK, M98095_DAI_BSEL64); } return 0; } static int max98095_dai3_set_fmt(struct snd_soc_dai *codec_dai, unsigned int fmt) { struct snd_soc_component *component = codec_dai->component; struct max98095_priv *max98095 = snd_soc_component_get_drvdata(component); struct max98095_cdata *cdata; u8 regval = 0; cdata = &max98095->dai[2]; if (fmt != cdata->fmt) { cdata->fmt = fmt; switch (fmt & SND_SOC_DAIFMT_CLOCK_PROVIDER_MASK) { case SND_SOC_DAIFMT_CBC_CFC: /* Consumer mode PLL */ snd_soc_component_write(component, M98095_03C_DAI3_CLKCFG_HI, 0x80); snd_soc_component_write(component, M98095_03D_DAI3_CLKCFG_LO, 0x00); break; case SND_SOC_DAIFMT_CBP_CFP: /* Set to provider mode */ regval |= M98095_DAI_MAS; break; default: dev_err(component->dev, "Clock mode unsupported"); return -EINVAL; } switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) { case SND_SOC_DAIFMT_I2S: regval |= M98095_DAI_DLY; break; case SND_SOC_DAIFMT_LEFT_J: break; default: return -EINVAL; } switch (fmt & SND_SOC_DAIFMT_INV_MASK) { case SND_SOC_DAIFMT_NB_NF: break; case SND_SOC_DAIFMT_NB_IF: regval |= M98095_DAI_WCI; break; case SND_SOC_DAIFMT_IB_NF: regval |= M98095_DAI_BCI; break; case SND_SOC_DAIFMT_IB_IF: regval |= M98095_DAI_BCI|M98095_DAI_WCI; break; default: return -EINVAL; } snd_soc_component_update_bits(component, M98095_03E_DAI3_FORMAT, M98095_DAI_MAS | M98095_DAI_DLY | M98095_DAI_BCI | M98095_DAI_WCI, regval); snd_soc_component_write(component, M98095_03F_DAI3_CLOCK, M98095_DAI_BSEL64); } return 0; } static int max98095_set_bias_level(struct snd_soc_component *component, enum snd_soc_bias_level level) { struct max98095_priv *max98095 = snd_soc_component_get_drvdata(component); int ret; switch (level) { case SND_SOC_BIAS_ON: break; case SND_SOC_BIAS_PREPARE: /* * SND_SOC_BIAS_PREPARE is called while preparing for a * transition to ON or away from ON. If current bias_level * is SND_SOC_BIAS_ON, then it is preparing for a transition * away from ON. Disable the clock in that case, otherwise * enable it. */ if (IS_ERR(max98095->mclk)) break; if (snd_soc_component_get_bias_level(component) == SND_SOC_BIAS_ON) { clk_disable_unprepare(max98095->mclk); } else { ret = clk_prepare_enable(max98095->mclk); if (ret) return ret; } break; case SND_SOC_BIAS_STANDBY: if (snd_soc_component_get_bias_level(component) == SND_SOC_BIAS_OFF) { ret = regcache_sync(max98095->regmap); if (ret != 0) { dev_err(component->dev, "Failed to sync cache: %d\n", ret); return ret; } } snd_soc_component_update_bits(component, M98095_090_PWR_EN_IN, M98095_MBEN, M98095_MBEN); break; case SND_SOC_BIAS_OFF: snd_soc_component_update_bits(component, M98095_090_PWR_EN_IN, M98095_MBEN, 0); regcache_mark_dirty(max98095->regmap); break; } return 0; } #define MAX98095_RATES SNDRV_PCM_RATE_8000_96000 #define MAX98095_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S24_LE) static const struct snd_soc_dai_ops max98095_dai1_ops = { .set_sysclk = max98095_dai_set_sysclk, .set_fmt = max98095_dai1_set_fmt, .hw_params = max98095_dai1_hw_params, }; static const struct snd_soc_dai_ops max98095_dai2_ops = { .set_sysclk = max98095_dai_set_sysclk, .set_fmt = max98095_dai2_set_fmt, .hw_params = max98095_dai2_hw_params, }; static const struct snd_soc_dai_ops max98095_dai3_ops = { .set_sysclk = max98095_dai_set_sysclk, .set_fmt = max98095_dai3_set_fmt, .hw_params = max98095_dai3_hw_params, }; static struct snd_soc_dai_driver max98095_dai[] = { { .name = "HiFi", .playback = { .stream_name = "HiFi Playback", .channels_min = 1, .channels_max = 2, .rates = MAX98095_RATES, .formats = MAX98095_FORMATS, }, .capture = { .stream_name = "HiFi Capture", .channels_min = 1, .channels_max = 2, .rates = MAX98095_RATES, .formats = MAX98095_FORMATS, }, .ops = &max98095_dai1_ops, }, { .name = "Aux", .playback = { .stream_name = "Aux Playback", .channels_min = 1, .channels_max = 1, .rates = MAX98095_RATES, .formats = MAX98095_FORMATS, }, .ops = &max98095_dai2_ops, }, { .name = "Voice", .playback = { .stream_name = "Voice Playback", .channels_min = 1, .channels_max = 1, .rates = MAX98095_RATES, .formats = MAX98095_FORMATS, }, .ops = &max98095_dai3_ops, } }; static int max98095_get_eq_channel(const char *name) { if (strcmp(name, "EQ1 Mode") == 0) return 0; if (strcmp(name, "EQ2 Mode") == 0) return 1; return -EINVAL; } static int max98095_put_eq_enum(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) { struct snd_soc_component *component = snd_soc_kcontrol_component(kcontrol); struct max98095_priv *max98095 = snd_soc_component_get_drvdata(component); struct max98095_pdata *pdata = max98095->pdata; int channel = max98095_get_eq_channel(kcontrol->id.name); struct max98095_cdata *cdata; unsigned int sel = ucontrol->value.enumerated.item[0]; struct max98095_eq_cfg *coef_set; int fs, best, best_val, i; int regmask, regsave; if (WARN_ON(channel > 1)) return -EINVAL; if (!pdata || !max98095->eq_textcnt) return 0; if (sel >= pdata->eq_cfgcnt) return -EINVAL; cdata = &max98095->dai[channel]; cdata->eq_sel = sel; fs = cdata->rate; /* Find the selected configuration with nearest sample rate */ best = 0; best_val = INT_MAX; for (i = 0; i < pdata->eq_cfgcnt; i++) { if (strcmp(pdata->eq_cfg[i].name, max98095->eq_texts[sel]) == 0 && abs(pdata->eq_cfg[i].rate - fs) < best_val) { best = i; best_val = abs(pdata->eq_cfg[i].rate - fs); } } dev_dbg(component->dev, "Selected %s/%dHz for %dHz sample rate\n", pdata->eq_cfg[best].name, pdata->eq_cfg[best].rate, fs); coef_set = &pdata->eq_cfg[best]; regmask = (channel == 0) ? M98095_EQ1EN : M98095_EQ2EN; /* Disable filter while configuring, and save current on/off state */ regsave = snd_soc_component_read(component, M98095_088_CFG_LEVEL); snd_soc_component_update_bits(component, M98095_088_CFG_LEVEL, regmask, 0); mutex_lock(&max98095->lock); snd_soc_component_update_bits(component, M98095_00F_HOST_CFG, M98095_SEG, M98095_SEG); m98095_eq_band(component, channel, 0, coef_set->band1); m98095_eq_band(component, channel, 1, coef_set->band2); m98095_eq_band(component, channel, 2, coef_set->band3); m98095_eq_band(component, channel, 3, coef_set->band4); m98095_eq_band(component, channel, 4, coef_set->band5); snd_soc_component_update_bits(component, M98095_00F_HOST_CFG, M98095_SEG, 0); mutex_unlock(&max98095->lock); /* Restore the original on/off state */ snd_soc_component_update_bits(component, M98095_088_CFG_LEVEL, regmask, regsave); return 0; } static int max98095_get_eq_enum(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) { struct snd_soc_component *component = snd_soc_kcontrol_component(kcontrol); struct max98095_priv *max98095 = snd_soc_component_get_drvdata(component); int channel = max98095_get_eq_channel(kcontrol->id.name); struct max98095_cdata *cdata; cdata = &max98095->dai[channel]; ucontrol->value.enumerated.item[0] = cdata->eq_sel; return 0; } static void max98095_handle_eq_pdata(struct snd_soc_component *component) { struct max98095_priv *max98095 = snd_soc_component_get_drvdata(component); struct max98095_pdata *pdata = max98095->pdata; struct max98095_eq_cfg *cfg; unsigned int cfgcnt; int i, j; const char **t; int ret; struct snd_kcontrol_new controls[] = { SOC_ENUM_EXT("EQ1 Mode", max98095->eq_enum, max98095_get_eq_enum, max98095_put_eq_enum), SOC_ENUM_EXT("EQ2 Mode", max98095->eq_enum, max98095_get_eq_enum, max98095_put_eq_enum), }; cfg = pdata->eq_cfg; cfgcnt = pdata->eq_cfgcnt; /* Setup an array of texts for the equalizer enum. * This is based on Mark Brown's equalizer driver code. */ max98095->eq_textcnt = 0; max98095->eq_texts = NULL; for (i = 0; i < cfgcnt; i++) { for (j = 0; j < max98095->eq_textcnt; j++) { if (strcmp(cfg[i].name, max98095->eq_texts[j]) == 0) break; } if (j != max98095->eq_textcnt) continue; /* Expand the array */ t = krealloc(max98095->eq_texts, sizeof(char *) * (max98095->eq_textcnt + 1), GFP_KERNEL); if (t == NULL) continue; /* Store the new entry */ t[max98095->eq_textcnt] = cfg[i].name; max98095->eq_textcnt++; max98095->eq_texts = t; } /* Now point the soc_enum to .texts array items */ max98095->eq_enum.texts = max98095->eq_texts; max98095->eq_enum.items = max98095->eq_textcnt; ret = snd_soc_add_component_controls(component, controls, ARRAY_SIZE(controls)); if (ret != 0) dev_err(component->dev, "Failed to add EQ control: %d\n", ret); } static const char *bq_mode_name[] = {"Biquad1 Mode", "Biquad2 Mode"}; static int max98095_get_bq_channel(struct snd_soc_component *component, const char *name) { int ret; ret = match_string(bq_mode_name, ARRAY_SIZE(bq_mode_name), name); if (ret < 0) dev_err(component->dev, "Bad biquad channel name '%s'\n", name); return ret; } static int max98095_put_bq_enum(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) { struct snd_soc_component *component = snd_soc_kcontrol_component(kcontrol); struct max98095_priv *max98095 = snd_soc_component_get_drvdata(component); struct max98095_pdata *pdata = max98095->pdata; int channel = max98095_get_bq_channel(component, kcontrol->id.name); struct max98095_cdata *cdata; unsigned int sel = ucontrol->value.enumerated.item[0]; struct max98095_biquad_cfg *coef_set; int fs, best, best_val, i; int regmask, regsave; if (channel < 0) return channel; if (!pdata || !max98095->bq_textcnt) return 0; if (sel >= pdata->bq_cfgcnt) return -EINVAL; cdata = &max98095->dai[channel]; cdata->bq_sel = sel; fs = cdata->rate; /* Find the selected configuration with nearest sample rate */ best = 0; best_val = INT_MAX; for (i = 0; i < pdata->bq_cfgcnt; i++) { if (strcmp(pdata->bq_cfg[i].name, max98095->bq_texts[sel]) == 0 && abs(pdata->bq_cfg[i].rate - fs) < best_val) { best = i; best_val = abs(pdata->bq_cfg[i].rate - fs); } } dev_dbg(component->dev, "Selected %s/%dHz for %dHz sample rate\n", pdata->bq_cfg[best].name, pdata->bq_cfg[best].rate, fs); coef_set = &pdata->bq_cfg[best]; regmask = (channel == 0) ? M98095_BQ1EN : M98095_BQ2EN; /* Disable filter while configuring, and save current on/off state */ regsave = snd_soc_component_read(component, M98095_088_CFG_LEVEL); snd_soc_component_update_bits(component, M98095_088_CFG_LEVEL, regmask, 0); mutex_lock(&max98095->lock); snd_soc_component_update_bits(component, M98095_00F_HOST_CFG, M98095_SEG, M98095_SEG); m98095_biquad_band(component, channel, 0, coef_set->band1); m98095_biquad_band(component, channel, 1, coef_set->band2); snd_soc_component_update_bits(component, M98095_00F_HOST_CFG, M98095_SEG, 0); mutex_unlock(&max98095->lock); /* Restore the original on/off state */ snd_soc_component_update_bits(component, M98095_088_CFG_LEVEL, regmask, regsave); return 0; } static int max98095_get_bq_enum(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) { struct snd_soc_component *component = snd_soc_kcontrol_component(kcontrol); struct max98095_priv *max98095 = snd_soc_component_get_drvdata(component); int channel = max98095_get_bq_channel(component, kcontrol->id.name); struct max98095_cdata *cdata; if (channel < 0) return channel; cdata = &max98095->dai[channel]; ucontrol->value.enumerated.item[0] = cdata->bq_sel; return 0; } static void max98095_handle_bq_pdata(struct snd_soc_component *component) { struct max98095_priv *max98095 = snd_soc_component_get_drvdata(component); struct max98095_pdata *pdata = max98095->pdata; struct max98095_biquad_cfg *cfg; unsigned int cfgcnt; int i, j; const char **t; int ret; struct snd_kcontrol_new controls[] = { SOC_ENUM_EXT((char *)bq_mode_name[0], max98095->bq_enum, max98095_get_bq_enum, max98095_put_bq_enum), SOC_ENUM_EXT((char *)bq_mode_name[1], max98095->bq_enum, max98095_get_bq_enum, max98095_put_bq_enum), }; BUILD_BUG_ON(ARRAY_SIZE(controls) != ARRAY_SIZE(bq_mode_name)); cfg = pdata->bq_cfg; cfgcnt = pdata->bq_cfgcnt; /* Setup an array of texts for the biquad enum. * This is based on Mark Brown's equalizer driver code. */ max98095->bq_textcnt = 0; max98095->bq_texts = NULL; for (i = 0; i < cfgcnt; i++) { for (j = 0; j < max98095->bq_textcnt; j++) { if (strcmp(cfg[i].name, max98095->bq_texts[j]) == 0) break; } if (j != max98095->bq_textcnt) continue; /* Expand the array */ t = krealloc(max98095->bq_texts, sizeof(char *) * (max98095->bq_textcnt + 1), GFP_KERNEL); if (t == NULL) continue; /* Store the new entry */ t[max98095->bq_textcnt] = cfg[i].name; max98095->bq_textcnt++; max98095->bq_texts = t; } /* Now point the soc_enum to .texts array items */ max98095->bq_enum.texts = max98095->bq_texts; max98095->bq_enum.items = max98095->bq_textcnt; ret = snd_soc_add_component_controls(component, controls, ARRAY_SIZE(controls)); if (ret != 0) dev_err(component->dev, "Failed to add Biquad control: %d\n", ret); } static void max98095_handle_pdata(struct snd_soc_component *component) { struct max98095_priv *max98095 = snd_soc_component_get_drvdata(component); struct max98095_pdata *pdata = max98095->pdata; u8 regval = 0; if (!pdata) { dev_dbg(component->dev, "No platform data\n"); return; } /* Configure mic for analog/digital mic mode */ if (pdata->digmic_left_mode) regval |= M98095_DIGMIC_L; if (pdata->digmic_right_mode) regval |= M98095_DIGMIC_R; snd_soc_component_write(component, M98095_087_CFG_MIC, regval); /* Configure equalizers */ if (pdata->eq_cfgcnt) max98095_handle_eq_pdata(component); /* Configure bi-quad filters */ if (pdata->bq_cfgcnt) max98095_handle_bq_pdata(component); } static irqreturn_t max98095_report_jack(int irq, void *data) { struct snd_soc_component *component = data; struct max98095_priv *max98095 = snd_soc_component_get_drvdata(component); unsigned int value; int hp_report = 0; int mic_report = 0; /* Read the Jack Status Register */ value = snd_soc_component_read(component, M98095_007_JACK_AUTO_STS); /* If ddone is not set, then detection isn't finished yet */ if ((value & M98095_DDONE) == 0) return IRQ_NONE; /* if hp, check its bit, and if set, clear it */ if ((value & M98095_HP_IN || value & M98095_LO_IN) && max98095->headphone_jack) hp_report |= SND_JACK_HEADPHONE; /* if mic, check its bit, and if set, clear it */ if ((value & M98095_MIC_IN) && max98095->mic_jack) mic_report |= SND_JACK_MICROPHONE; if (max98095->headphone_jack == max98095->mic_jack) { snd_soc_jack_report(max98095->headphone_jack, hp_report | mic_report, SND_JACK_HEADSET); } else { if (max98095->headphone_jack) snd_soc_jack_report(max98095->headphone_jack, hp_report, SND_JACK_HEADPHONE); if (max98095->mic_jack) snd_soc_jack_report(max98095->mic_jack, mic_report, SND_JACK_MICROPHONE); } return IRQ_HANDLED; } static int max98095_jack_detect_enable(struct snd_soc_component *component) { struct max98095_priv *max98095 = snd_soc_component_get_drvdata(component); int ret = 0; int detect_enable = M98095_JDEN; unsigned int slew = M98095_DEFAULT_SLEW_DELAY; if (max98095->pdata->jack_detect_pin5en) detect_enable |= M98095_PIN5EN; if (max98095->pdata->jack_detect_delay) slew = max98095->pdata->jack_detect_delay; ret = snd_soc_component_write(component, M98095_08E_JACK_DC_SLEW, slew); if (ret < 0) { dev_err(component->dev, "Failed to cfg auto detect %d\n", ret); return ret; } /* configure auto detection to be enabled */ ret = snd_soc_component_write(component, M98095_089_JACK_DET_AUTO, detect_enable); if (ret < 0) { dev_err(component->dev, "Failed to cfg auto detect %d\n", ret); return ret; } return ret; } static int max98095_jack_detect_disable(struct snd_soc_component *component) { int ret = 0; /* configure auto detection to be disabled */ ret = snd_soc_component_write(component, M98095_089_JACK_DET_AUTO, 0x0); if (ret < 0) { dev_err(component->dev, "Failed to cfg auto detect %d\n", ret); return ret; } return ret; } int max98095_jack_detect(struct snd_soc_component *component, struct snd_soc_jack *hp_jack, struct snd_soc_jack *mic_jack) { struct max98095_priv *max98095 = snd_soc_component_get_drvdata(component); struct i2c_client *client = to_i2c_client(component->dev); int ret = 0; max98095->headphone_jack = hp_jack; max98095->mic_jack = mic_jack; /* only progress if we have at least 1 jack pointer */ if (!hp_jack && !mic_jack) return -EINVAL; max98095_jack_detect_enable(component); /* enable interrupts for headphone jack detection */ ret = snd_soc_component_update_bits(component, M98095_013_JACK_INT_EN, M98095_IDDONE, M98095_IDDONE); if (ret < 0) { dev_err(component->dev, "Failed to cfg jack irqs %d\n", ret); return ret; } max98095_report_jack(client->irq, component); return 0; } EXPORT_SYMBOL_GPL(max98095_jack_detect); #ifdef CONFIG_PM static int max98095_suspend(struct snd_soc_component *component) { struct max98095_priv *max98095 = snd_soc_component_get_drvdata(component); if (max98095->headphone_jack || max98095->mic_jack) max98095_jack_detect_disable(component); snd_soc_component_force_bias_level(component, SND_SOC_BIAS_OFF); return 0; } static int max98095_resume(struct snd_soc_component *component) { struct max98095_priv *max98095 = snd_soc_component_get_drvdata(component); struct i2c_client *client = to_i2c_client(component->dev); snd_soc_component_force_bias_level(component, SND_SOC_BIAS_STANDBY); if (max98095->headphone_jack || max98095->mic_jack) { max98095_jack_detect_enable(component); max98095_report_jack(client->irq, component); } return 0; } #else #define max98095_suspend NULL #define max98095_resume NULL #endif static int max98095_reset(struct snd_soc_component *component) { int i, ret; /* Gracefully reset the DSP core and the codec hardware * in a proper sequence */ ret = snd_soc_component_write(component, M98095_00F_HOST_CFG, 0); if (ret < 0) { dev_err(component->dev, "Failed to reset DSP: %d\n", ret); return ret; } ret = snd_soc_component_write(component, M98095_097_PWR_SYS, 0); if (ret < 0) { dev_err(component->dev, "Failed to reset component: %d\n", ret); return ret; } /* Reset to hardware default for registers, as there is not * a soft reset hardware control register */ for (i = M98095_010_HOST_INT_CFG; i < M98095_REG_MAX_CACHED; i++) { ret = snd_soc_component_write(component, i, snd_soc_component_read(component, i)); if (ret < 0) { dev_err(component->dev, "Failed to reset: %d\n", ret); return ret; } } return ret; } static int max98095_probe(struct snd_soc_component *component) { struct max98095_priv *max98095 = snd_soc_component_get_drvdata(component); struct max98095_cdata *cdata; struct i2c_client *client; int ret = 0; max98095->mclk = devm_clk_get(component->dev, "mclk"); if (PTR_ERR(max98095->mclk) == -EPROBE_DEFER) return -EPROBE_DEFER; /* reset the codec, the DSP core, and disable all interrupts */ max98095_reset(component); client = to_i2c_client(component->dev); /* initialize private data */ max98095->sysclk = (unsigned)-1; max98095->eq_textcnt = 0; max98095->bq_textcnt = 0; cdata = &max98095->dai[0]; cdata->rate = (unsigned)-1; cdata->fmt = (unsigned)-1; cdata->eq_sel = 0; cdata->bq_sel = 0; cdata = &max98095->dai[1]; cdata->rate = (unsigned)-1; cdata->fmt = (unsigned)-1; cdata->eq_sel = 0; cdata->bq_sel = 0; cdata = &max98095->dai[2]; cdata->rate = (unsigned)-1; cdata->fmt = (unsigned)-1; cdata->eq_sel = 0; cdata->bq_sel = 0; max98095->lin_state = 0; max98095->mic1pre = 0; max98095->mic2pre = 0; if (client->irq) { /* register an audio interrupt */ ret = request_threaded_irq(client->irq, NULL, max98095_report_jack, IRQF_TRIGGER_FALLING | IRQF_TRIGGER_RISING | IRQF_ONESHOT, "max98095", component); if (ret) { dev_err(component->dev, "Failed to request IRQ: %d\n", ret); goto err_access; } } ret = snd_soc_component_read(component, M98095_0FF_REV_ID); if (ret < 0) { dev_err(component->dev, "Failure reading hardware revision: %d\n", ret); goto err_irq; } dev_info(component->dev, "Hardware revision: %c\n", ret - 0x40 + 'A'); snd_soc_component_write(component, M98095_097_PWR_SYS, M98095_PWRSV); snd_soc_component_write(component, M98095_048_MIX_DAC_LR, M98095_DAI1L_TO_DACL|M98095_DAI1R_TO_DACR); snd_soc_component_write(component, M98095_049_MIX_DAC_M, M98095_DAI2M_TO_DACM|M98095_DAI3M_TO_DACM); snd_soc_component_write(component, M98095_092_PWR_EN_OUT, M98095_SPK_SPREADSPECTRUM); snd_soc_component_write(component, M98095_045_CFG_DSP, M98095_DSPNORMAL); snd_soc_component_write(component, M98095_04E_CFG_HP, M98095_HPNORMAL); snd_soc_component_write(component, M98095_02C_DAI1_IOCFG, M98095_S1NORMAL|M98095_SDATA); snd_soc_component_write(component, M98095_036_DAI2_IOCFG, M98095_S2NORMAL|M98095_SDATA); snd_soc_component_write(component, M98095_040_DAI3_IOCFG, M98095_S3NORMAL|M98095_SDATA); max98095_handle_pdata(component); /* take the codec out of the shut down */ snd_soc_component_update_bits(component, M98095_097_PWR_SYS, M98095_SHDNRUN, M98095_SHDNRUN); return 0; err_irq: if (client->irq) free_irq(client->irq, component); err_access: return ret; } static void max98095_remove(struct snd_soc_component *component) { struct max98095_priv *max98095 = snd_soc_component_get_drvdata(component); struct i2c_client *client = to_i2c_client(component->dev); if (max98095->headphone_jack || max98095->mic_jack) max98095_jack_detect_disable(component); if (client->irq) free_irq(client->irq, component); } static const struct snd_soc_component_driver soc_component_dev_max98095 = { .probe = max98095_probe, .remove = max98095_remove, .suspend = max98095_suspend, .resume = max98095_resume, .set_bias_level = max98095_set_bias_level, .controls = max98095_snd_controls, .num_controls = ARRAY_SIZE(max98095_snd_controls), .dapm_widgets = max98095_dapm_widgets, .num_dapm_widgets = ARRAY_SIZE(max98095_dapm_widgets), .dapm_routes = max98095_audio_map, .num_dapm_routes = ARRAY_SIZE(max98095_audio_map), .idle_bias_on = 1, .use_pmdown_time = 1, .endianness = 1, }; static const struct i2c_device_id max98095_i2c_id[] = { { "max98095", MAX98095 }, { } }; MODULE_DEVICE_TABLE(i2c, max98095_i2c_id); static int max98095_i2c_probe(struct i2c_client *i2c) { struct max98095_priv *max98095; int ret; const struct i2c_device_id *id; max98095 = devm_kzalloc(&i2c->dev, sizeof(struct max98095_priv), GFP_KERNEL); if (max98095 == NULL) return -ENOMEM; mutex_init(&max98095->lock); max98095->regmap = devm_regmap_init_i2c(i2c, &max98095_regmap); if (IS_ERR(max98095->regmap)) { ret = PTR_ERR(max98095->regmap); dev_err(&i2c->dev, "Failed to allocate regmap: %d\n", ret); return ret; } id = i2c_match_id(max98095_i2c_id, i2c); max98095->devtype = id->driver_data; i2c_set_clientdata(i2c, max98095); max98095->pdata = i2c->dev.platform_data; ret = devm_snd_soc_register_component(&i2c->dev, &soc_component_dev_max98095, max98095_dai, ARRAY_SIZE(max98095_dai)); return ret; } #ifdef CONFIG_OF static const struct of_device_id max98095_of_match[] = { { .compatible = "maxim,max98095", }, { } }; MODULE_DEVICE_TABLE(of, max98095_of_match); #endif static struct i2c_driver max98095_i2c_driver = { .driver = { .name = "max98095", .of_match_table = of_match_ptr(max98095_of_match), }, .probe = max98095_i2c_probe, .id_table = max98095_i2c_id, }; module_i2c_driver(max98095_i2c_driver); MODULE_DESCRIPTION("ALSA SoC MAX98095 driver"); MODULE_AUTHOR("Peter Hsiang"); MODULE_LICENSE("GPL");
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with Cregit http://github.com/cregit/cregit
Version 2.0-RC1