Author | Tokens | Token Proportion | Commits | Commit Proportion |
---|---|---|---|---|
Alexandre Mergnat | 1799 | 99.89% | 1 | 50.00% |
Mark Brown | 2 | 0.11% | 1 | 50.00% |
Total | 1801 | 2 |
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421
// SPDX-License-Identifier: GPL-2.0 /* * MediaTek 8365 AFE clock control * * Copyright (c) 2024 MediaTek Inc. * Authors: Jia Zeng <jia.zeng@mediatek.com> * Alexandre Mergnat <amergnat@baylibre.com> */ #include "mt8365-afe-clk.h" #include "mt8365-afe-common.h" #include "mt8365-reg.h" #include "../common/mtk-base-afe.h" #include <linux/device.h> #include <linux/mfd/syscon.h> static const char *aud_clks[MT8365_CLK_NUM] = { [MT8365_CLK_TOP_AUD_SEL] = "top_audio_sel", [MT8365_CLK_AUD_I2S0_M] = "audio_i2s0_m", [MT8365_CLK_AUD_I2S1_M] = "audio_i2s1_m", [MT8365_CLK_AUD_I2S2_M] = "audio_i2s2_m", [MT8365_CLK_AUD_I2S3_M] = "audio_i2s3_m", [MT8365_CLK_ENGEN1] = "engen1", [MT8365_CLK_ENGEN2] = "engen2", [MT8365_CLK_AUD1] = "aud1", [MT8365_CLK_AUD2] = "aud2", [MT8365_CLK_I2S0_M_SEL] = "i2s0_m_sel", [MT8365_CLK_I2S1_M_SEL] = "i2s1_m_sel", [MT8365_CLK_I2S2_M_SEL] = "i2s2_m_sel", [MT8365_CLK_I2S3_M_SEL] = "i2s3_m_sel", [MT8365_CLK_CLK26M] = "top_clk26m_clk", }; int mt8365_afe_init_audio_clk(struct mtk_base_afe *afe) { size_t i; struct mt8365_afe_private *afe_priv = afe->platform_priv; for (i = 0; i < ARRAY_SIZE(aud_clks); i++) { afe_priv->clocks[i] = devm_clk_get(afe->dev, aud_clks[i]); if (IS_ERR(afe_priv->clocks[i])) { dev_err(afe->dev, "%s devm_clk_get %s fail\n", __func__, aud_clks[i]); return PTR_ERR(afe_priv->clocks[i]); } } return 0; } void mt8365_afe_disable_clk(struct mtk_base_afe *afe, struct clk *clk) { if (clk) clk_disable_unprepare(clk); } int mt8365_afe_set_clk_rate(struct mtk_base_afe *afe, struct clk *clk, unsigned int rate) { int ret; if (clk) { ret = clk_set_rate(clk, rate); if (ret) { dev_err(afe->dev, "Failed to set rate\n"); return ret; } } return 0; } int mt8365_afe_set_clk_parent(struct mtk_base_afe *afe, struct clk *clk, struct clk *parent) { int ret; if (clk && parent) { ret = clk_set_parent(clk, parent); if (ret) { dev_err(afe->dev, "Failed to set parent\n"); return ret; } } return 0; } static unsigned int get_top_cg_reg(unsigned int cg_type) { switch (cg_type) { case MT8365_TOP_CG_AFE: case MT8365_TOP_CG_I2S_IN: case MT8365_TOP_CG_22M: case MT8365_TOP_CG_24M: case MT8365_TOP_CG_INTDIR_CK: case MT8365_TOP_CG_APLL2_TUNER: case MT8365_TOP_CG_APLL_TUNER: case MT8365_TOP_CG_SPDIF: case MT8365_TOP_CG_TDM_OUT: case MT8365_TOP_CG_TDM_IN: case MT8365_TOP_CG_ADC: case MT8365_TOP_CG_DAC: case MT8365_TOP_CG_DAC_PREDIS: case MT8365_TOP_CG_TML: return AUDIO_TOP_CON0; case MT8365_TOP_CG_I2S1_BCLK: case MT8365_TOP_CG_I2S2_BCLK: case MT8365_TOP_CG_I2S3_BCLK: case MT8365_TOP_CG_I2S4_BCLK: case MT8365_TOP_CG_DMIC0_ADC: case MT8365_TOP_CG_DMIC1_ADC: case MT8365_TOP_CG_DMIC2_ADC: case MT8365_TOP_CG_DMIC3_ADC: case MT8365_TOP_CG_CONNSYS_I2S_ASRC: case MT8365_TOP_CG_GENERAL1_ASRC: case MT8365_TOP_CG_GENERAL2_ASRC: case MT8365_TOP_CG_TDM_ASRC: return AUDIO_TOP_CON1; default: return 0; } } static unsigned int get_top_cg_mask(unsigned int cg_type) { switch (cg_type) { case MT8365_TOP_CG_AFE: return AUD_TCON0_PDN_AFE; case MT8365_TOP_CG_I2S_IN: return AUD_TCON0_PDN_I2S_IN; case MT8365_TOP_CG_22M: return AUD_TCON0_PDN_22M; case MT8365_TOP_CG_24M: return AUD_TCON0_PDN_24M; case MT8365_TOP_CG_INTDIR_CK: return AUD_TCON0_PDN_INTDIR; case MT8365_TOP_CG_APLL2_TUNER: return AUD_TCON0_PDN_APLL2_TUNER; case MT8365_TOP_CG_APLL_TUNER: return AUD_TCON0_PDN_APLL_TUNER; case MT8365_TOP_CG_SPDIF: return AUD_TCON0_PDN_SPDIF; case MT8365_TOP_CG_TDM_OUT: return AUD_TCON0_PDN_TDM_OUT; case MT8365_TOP_CG_TDM_IN: return AUD_TCON0_PDN_TDM_IN; case MT8365_TOP_CG_ADC: return AUD_TCON0_PDN_ADC; case MT8365_TOP_CG_DAC: return AUD_TCON0_PDN_DAC; case MT8365_TOP_CG_DAC_PREDIS: return AUD_TCON0_PDN_DAC_PREDIS; case MT8365_TOP_CG_TML: return AUD_TCON0_PDN_TML; case MT8365_TOP_CG_I2S1_BCLK: return AUD_TCON1_PDN_I2S1_BCLK; case MT8365_TOP_CG_I2S2_BCLK: return AUD_TCON1_PDN_I2S2_BCLK; case MT8365_TOP_CG_I2S3_BCLK: return AUD_TCON1_PDN_I2S3_BCLK; case MT8365_TOP_CG_I2S4_BCLK: return AUD_TCON1_PDN_I2S4_BCLK; case MT8365_TOP_CG_DMIC0_ADC: return AUD_TCON1_PDN_DMIC0_ADC; case MT8365_TOP_CG_DMIC1_ADC: return AUD_TCON1_PDN_DMIC1_ADC; case MT8365_TOP_CG_DMIC2_ADC: return AUD_TCON1_PDN_DMIC2_ADC; case MT8365_TOP_CG_DMIC3_ADC: return AUD_TCON1_PDN_DMIC3_ADC; case MT8365_TOP_CG_CONNSYS_I2S_ASRC: return AUD_TCON1_PDN_CONNSYS_I2S_ASRC; case MT8365_TOP_CG_GENERAL1_ASRC: return AUD_TCON1_PDN_GENERAL1_ASRC; case MT8365_TOP_CG_GENERAL2_ASRC: return AUD_TCON1_PDN_GENERAL2_ASRC; case MT8365_TOP_CG_TDM_ASRC: return AUD_TCON1_PDN_TDM_ASRC; default: return 0; } } static unsigned int get_top_cg_on_val(unsigned int cg_type) { return 0; } static unsigned int get_top_cg_off_val(unsigned int cg_type) { return get_top_cg_mask(cg_type); } int mt8365_afe_enable_top_cg(struct mtk_base_afe *afe, unsigned int cg_type) { struct mt8365_afe_private *afe_priv = afe->platform_priv; unsigned int reg = get_top_cg_reg(cg_type); unsigned int mask = get_top_cg_mask(cg_type); unsigned int val = get_top_cg_on_val(cg_type); unsigned long flags; spin_lock_irqsave(&afe_priv->afe_ctrl_lock, flags); afe_priv->top_cg_ref_cnt[cg_type]++; if (afe_priv->top_cg_ref_cnt[cg_type] == 1) regmap_update_bits(afe->regmap, reg, mask, val); spin_unlock_irqrestore(&afe_priv->afe_ctrl_lock, flags); return 0; } int mt8365_afe_disable_top_cg(struct mtk_base_afe *afe, unsigned int cg_type) { struct mt8365_afe_private *afe_priv = afe->platform_priv; unsigned int reg = get_top_cg_reg(cg_type); unsigned int mask = get_top_cg_mask(cg_type); unsigned int val = get_top_cg_off_val(cg_type); unsigned long flags; spin_lock_irqsave(&afe_priv->afe_ctrl_lock, flags); afe_priv->top_cg_ref_cnt[cg_type]--; if (afe_priv->top_cg_ref_cnt[cg_type] == 0) regmap_update_bits(afe->regmap, reg, mask, val); else if (afe_priv->top_cg_ref_cnt[cg_type] < 0) afe_priv->top_cg_ref_cnt[cg_type] = 0; spin_unlock_irqrestore(&afe_priv->afe_ctrl_lock, flags); return 0; } int mt8365_afe_enable_main_clk(struct mtk_base_afe *afe) { struct mt8365_afe_private *afe_priv = afe->platform_priv; clk_prepare_enable(afe_priv->clocks[MT8365_CLK_TOP_AUD_SEL]); mt8365_afe_enable_top_cg(afe, MT8365_TOP_CG_AFE); mt8365_afe_enable_afe_on(afe); return 0; } int mt8365_afe_disable_main_clk(struct mtk_base_afe *afe) { struct mt8365_afe_private *afe_priv = afe->platform_priv; mt8365_afe_disable_afe_on(afe); mt8365_afe_disable_top_cg(afe, MT8365_TOP_CG_AFE); mt8365_afe_disable_clk(afe, afe_priv->clocks[MT8365_CLK_TOP_AUD_SEL]); return 0; } int mt8365_afe_emi_clk_on(struct mtk_base_afe *afe) { return 0; } int mt8365_afe_emi_clk_off(struct mtk_base_afe *afe) { return 0; } int mt8365_afe_enable_afe_on(struct mtk_base_afe *afe) { struct mt8365_afe_private *afe_priv = afe->platform_priv; unsigned long flags; spin_lock_irqsave(&afe_priv->afe_ctrl_lock, flags); afe_priv->afe_on_ref_cnt++; if (afe_priv->afe_on_ref_cnt == 1) regmap_update_bits(afe->regmap, AFE_DAC_CON0, 0x1, 0x1); spin_unlock_irqrestore(&afe_priv->afe_ctrl_lock, flags); return 0; } int mt8365_afe_disable_afe_on(struct mtk_base_afe *afe) { struct mt8365_afe_private *afe_priv = afe->platform_priv; unsigned long flags; spin_lock_irqsave(&afe_priv->afe_ctrl_lock, flags); afe_priv->afe_on_ref_cnt--; if (afe_priv->afe_on_ref_cnt == 0) regmap_update_bits(afe->regmap, AFE_DAC_CON0, 0x1, 0x0); else if (afe_priv->afe_on_ref_cnt < 0) afe_priv->afe_on_ref_cnt = 0; spin_unlock_irqrestore(&afe_priv->afe_ctrl_lock, flags); return 0; } static int mt8365_afe_hd_engen_enable(struct mtk_base_afe *afe, bool apll1) { if (apll1) regmap_update_bits(afe->regmap, AFE_HD_ENGEN_ENABLE, AFE_22M_PLL_EN, AFE_22M_PLL_EN); else regmap_update_bits(afe->regmap, AFE_HD_ENGEN_ENABLE, AFE_24M_PLL_EN, AFE_24M_PLL_EN); return 0; } static int mt8365_afe_hd_engen_disable(struct mtk_base_afe *afe, bool apll1) { if (apll1) regmap_update_bits(afe->regmap, AFE_HD_ENGEN_ENABLE, AFE_22M_PLL_EN, ~AFE_22M_PLL_EN); else regmap_update_bits(afe->regmap, AFE_HD_ENGEN_ENABLE, AFE_24M_PLL_EN, ~AFE_24M_PLL_EN); return 0; } int mt8365_afe_enable_apll_tuner_cfg(struct mtk_base_afe *afe, unsigned int apll) { struct mt8365_afe_private *afe_priv = afe->platform_priv; mutex_lock(&afe_priv->afe_clk_mutex); afe_priv->apll_tuner_ref_cnt[apll]++; if (afe_priv->apll_tuner_ref_cnt[apll] != 1) { mutex_unlock(&afe_priv->afe_clk_mutex); return 0; } if (apll == MT8365_AFE_APLL1) { regmap_update_bits(afe->regmap, AFE_APLL_TUNER_CFG, AFE_APLL_TUNER_CFG_MASK, 0x432); regmap_update_bits(afe->regmap, AFE_APLL_TUNER_CFG, AFE_APLL_TUNER_CFG_EN_MASK, 0x1); } else { regmap_update_bits(afe->regmap, AFE_APLL_TUNER_CFG1, AFE_APLL_TUNER_CFG1_MASK, 0x434); regmap_update_bits(afe->regmap, AFE_APLL_TUNER_CFG1, AFE_APLL_TUNER_CFG1_EN_MASK, 0x1); } mutex_unlock(&afe_priv->afe_clk_mutex); return 0; } int mt8365_afe_disable_apll_tuner_cfg(struct mtk_base_afe *afe, unsigned int apll) { struct mt8365_afe_private *afe_priv = afe->platform_priv; mutex_lock(&afe_priv->afe_clk_mutex); afe_priv->apll_tuner_ref_cnt[apll]--; if (afe_priv->apll_tuner_ref_cnt[apll] == 0) { if (apll == MT8365_AFE_APLL1) regmap_update_bits(afe->regmap, AFE_APLL_TUNER_CFG, AFE_APLL_TUNER_CFG_EN_MASK, 0x0); else regmap_update_bits(afe->regmap, AFE_APLL_TUNER_CFG1, AFE_APLL_TUNER_CFG1_EN_MASK, 0x0); } else if (afe_priv->apll_tuner_ref_cnt[apll] < 0) { afe_priv->apll_tuner_ref_cnt[apll] = 0; } mutex_unlock(&afe_priv->afe_clk_mutex); return 0; } int mt8365_afe_enable_apll_associated_cfg(struct mtk_base_afe *afe, unsigned int apll) { struct mt8365_afe_private *afe_priv = afe->platform_priv; if (apll == MT8365_AFE_APLL1) { if (clk_prepare_enable(afe_priv->clocks[MT8365_CLK_ENGEN1])) { dev_info(afe->dev, "%s Failed to enable ENGEN1 clk\n", __func__); return 0; } mt8365_afe_enable_top_cg(afe, MT8365_TOP_CG_22M); mt8365_afe_hd_engen_enable(afe, true); mt8365_afe_enable_top_cg(afe, MT8365_TOP_CG_APLL_TUNER); mt8365_afe_enable_apll_tuner_cfg(afe, MT8365_AFE_APLL1); } else { if (clk_prepare_enable(afe_priv->clocks[MT8365_CLK_ENGEN2])) { dev_info(afe->dev, "%s Failed to enable ENGEN2 clk\n", __func__); return 0; } mt8365_afe_enable_top_cg(afe, MT8365_TOP_CG_24M); mt8365_afe_hd_engen_enable(afe, false); mt8365_afe_enable_top_cg(afe, MT8365_TOP_CG_APLL2_TUNER); mt8365_afe_enable_apll_tuner_cfg(afe, MT8365_AFE_APLL2); } return 0; } int mt8365_afe_disable_apll_associated_cfg(struct mtk_base_afe *afe, unsigned int apll) { struct mt8365_afe_private *afe_priv = afe->platform_priv; if (apll == MT8365_AFE_APLL1) { mt8365_afe_disable_apll_tuner_cfg(afe, MT8365_AFE_APLL1); mt8365_afe_disable_top_cg(afe, MT8365_TOP_CG_APLL_TUNER); mt8365_afe_hd_engen_disable(afe, true); mt8365_afe_disable_top_cg(afe, MT8365_TOP_CG_22M); clk_disable_unprepare(afe_priv->clocks[MT8365_CLK_ENGEN1]); } else { mt8365_afe_disable_apll_tuner_cfg(afe, MT8365_AFE_APLL2); mt8365_afe_disable_top_cg(afe, MT8365_TOP_CG_APLL2_TUNER); mt8365_afe_hd_engen_disable(afe, false); mt8365_afe_disable_top_cg(afe, MT8365_TOP_CG_24M); clk_disable_unprepare(afe_priv->clocks[MT8365_CLK_ENGEN2]); } return 0; }
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with Cregit http://github.com/cregit/cregit
Version 2.0-RC1