| Author | Tokens | Token Proportion | Commits | Commit Proportion |
|---|---|---|---|---|
| Arnaud Pouliquen | 2948 | 84.79% | 8 | 38.10% |
| Moise Gergaud | 516 | 14.84% | 8 | 38.10% |
| Pierre-Louis Bossart | 6 | 0.17% | 2 | 9.52% |
| Jerome Audu | 4 | 0.12% | 1 | 4.76% |
| Thomas Gleixner | 2 | 0.06% | 1 | 4.76% |
| Lars-Peter Clausen | 1 | 0.03% | 1 | 4.76% |
| Total | 3477 | 21 |
1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417
/* SPDX-License-Identifier: GPL-2.0-only */ /* * Copyright (C) STMicroelectronics SA 2015 * Authors: Arnaud Pouliquen <arnaud.pouliquen@st.com> * for STMicroelectronics. */ #ifndef __SND_ST_AUD_UNIPERIF_H #define __SND_ST_AUD_UNIPERIF_H #include <linux/regmap.h> #include <sound/dmaengine_pcm.h> /* * Register access macros */ #define GET_UNIPERIF_REG(ip, offset, shift, mask) \ ((readl_relaxed(ip->base + offset) >> shift) & mask) #define SET_UNIPERIF_REG(ip, offset, shift, mask, value) \ writel_relaxed(((readl_relaxed(ip->base + offset) & \ ~(mask << shift)) | (((value) & mask) << shift)), ip->base + offset) #define SET_UNIPERIF_BIT_REG(ip, offset, shift, mask, value) \ writel_relaxed((((value) & mask) << shift), ip->base + offset) /* * UNIPERIF_SOFT_RST reg */ #define UNIPERIF_SOFT_RST_OFFSET(ip) 0x0000 #define GET_UNIPERIF_SOFT_RST(ip) \ ((ip)->ver < SND_ST_UNIPERIF_VERSION_UNI_PLR_TOP_1_0 ? \ readl_relaxed(ip->base + UNIPERIF_SOFT_RST_OFFSET(ip)) : 0) #define SET_UNIPERIF_SOFT_RST(ip, value) \ writel_relaxed(value, ip->base + UNIPERIF_SOFT_RST_OFFSET(ip)) /* SOFT_RST */ #define UNIPERIF_SOFT_RST_SOFT_RST_SHIFT(ip) 0x0 #define UNIPERIF_SOFT_RST_SOFT_RST_MASK(ip) 0x1 #define SET_UNIPERIF_SOFT_RST_SOFT_RST(ip) \ SET_UNIPERIF_BIT_REG(ip, \ UNIPERIF_SOFT_RST_OFFSET(ip), \ UNIPERIF_SOFT_RST_SOFT_RST_SHIFT(ip), \ UNIPERIF_SOFT_RST_SOFT_RST_MASK(ip), 1) #define GET_UNIPERIF_SOFT_RST_SOFT_RST(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_SOFT_RST_OFFSET(ip), \ UNIPERIF_SOFT_RST_SOFT_RST_SHIFT(ip), \ UNIPERIF_SOFT_RST_SOFT_RST_MASK(ip)) /* * UNIPERIF_FIFO_DATA reg */ #define UNIPERIF_FIFO_DATA_OFFSET(ip) 0x0004 #define SET_UNIPERIF_DATA(ip, value) \ writel_relaxed(value, ip->base + UNIPERIF_FIFO_DATA_OFFSET(ip)) /* * UNIPERIF_CHANNEL_STA_REGN reg */ #define UNIPERIF_CHANNEL_STA_REGN(ip, n) (0x0060 + (4 * n)) #define GET_UNIPERIF_CHANNEL_STA_REGN(ip) \ readl_relaxed(ip->base + UNIPERIF_CHANNEL_STA_REGN(ip, n)) #define SET_UNIPERIF_CHANNEL_STA_REGN(ip, n, value) \ writel_relaxed(value, ip->base + \ UNIPERIF_CHANNEL_STA_REGN(ip, n)) #define UNIPERIF_CHANNEL_STA_REG0_OFFSET(ip) 0x0060 #define GET_UNIPERIF_CHANNEL_STA_REG0(ip) \ readl_relaxed(ip->base + UNIPERIF_CHANNEL_STA_REG0_OFFSET(ip)) #define SET_UNIPERIF_CHANNEL_STA_REG0(ip, value) \ writel_relaxed(value, ip->base + UNIPERIF_CHANNEL_STA_REG0_OFFSET(ip)) #define UNIPERIF_CHANNEL_STA_REG1_OFFSET(ip) 0x0064 #define GET_UNIPERIF_CHANNEL_STA_REG1(ip) \ readl_relaxed(ip->base + UNIPERIF_CHANNEL_STA_REG1_OFFSET(ip)) #define SET_UNIPERIF_CHANNEL_STA_REG1(ip, value) \ writel_relaxed(value, ip->base + UNIPERIF_CHANNEL_STA_REG1_OFFSET(ip)) #define UNIPERIF_CHANNEL_STA_REG2_OFFSET(ip) 0x0068 #define GET_UNIPERIF_CHANNEL_STA_REG2(ip) \ readl_relaxed(ip->base + UNIPERIF_CHANNEL_STA_REG2_OFFSET(ip)) #define SET_UNIPERIF_CHANNEL_STA_REG2(ip, value) \ writel_relaxed(value, ip->base + UNIPERIF_CHANNEL_STA_REG2_OFFSET(ip)) #define UNIPERIF_CHANNEL_STA_REG3_OFFSET(ip) 0x006C #define GET_UNIPERIF_CHANNEL_STA_REG3(ip) \ readl_relaxed(ip->base + UNIPERIF_CHANNEL_STA_REG3_OFFSET(ip)) #define SET_UNIPERIF_CHANNEL_STA_REG3(ip, value) \ writel_relaxed(value, ip->base + UNIPERIF_CHANNEL_STA_REG3_OFFSET(ip)) #define UNIPERIF_CHANNEL_STA_REG4_OFFSET(ip) 0x0070 #define GET_UNIPERIF_CHANNEL_STA_REG4(ip) \ readl_relaxed(ip->base + UNIPERIF_CHANNEL_STA_REG4_OFFSET(ip)) #define SET_UNIPERIF_CHANNEL_STA_REG4(ip, value) \ writel_relaxed(value, ip->base + UNIPERIF_CHANNEL_STA_REG4_OFFSET(ip)) #define UNIPERIF_CHANNEL_STA_REG5_OFFSET(ip) 0x0074 #define GET_UNIPERIF_CHANNEL_STA_REG5(ip) \ readl_relaxed(ip->base + UNIPERIF_CHANNEL_STA_REG5_OFFSET(ip)) #define SET_UNIPERIF_CHANNEL_STA_REG5(ip, value) \ writel_relaxed(value, ip->base + UNIPERIF_CHANNEL_STA_REG5_OFFSET(ip)) /* * UNIPERIF_ITS reg */ #define UNIPERIF_ITS_OFFSET(ip) 0x000C #define GET_UNIPERIF_ITS(ip) \ readl_relaxed(ip->base + UNIPERIF_ITS_OFFSET(ip)) /* MEM_BLK_READ */ #define UNIPERIF_ITS_MEM_BLK_READ_SHIFT(ip) 5 #define UNIPERIF_ITS_MEM_BLK_READ_MASK(ip) \ (BIT(UNIPERIF_ITS_MEM_BLK_READ_SHIFT(ip))) /* FIFO_ERROR */ #define UNIPERIF_ITS_FIFO_ERROR_SHIFT(ip) \ ((ip)->ver < SND_ST_UNIPERIF_VERSION_UNI_PLR_TOP_1_0 ? 0 : 8) #define UNIPERIF_ITS_FIFO_ERROR_MASK(ip) \ (BIT(UNIPERIF_ITS_FIFO_ERROR_SHIFT(ip))) /* DMA_ERROR */ #define UNIPERIF_ITS_DMA_ERROR_SHIFT(ip) 9 #define UNIPERIF_ITS_DMA_ERROR_MASK(ip) \ (BIT(UNIPERIF_ITS_DMA_ERROR_SHIFT(ip))) /* UNDERFLOW_REC_DONE */ #define UNIPERIF_ITS_UNDERFLOW_REC_DONE_SHIFT(ip) \ ((ip)->ver < SND_ST_UNIPERIF_VERSION_UNI_PLR_TOP_1_0 ? -1 : 12) #define UNIPERIF_ITS_UNDERFLOW_REC_DONE_MASK(ip) \ ((ip)->ver < SND_ST_UNIPERIF_VERSION_UNI_PLR_TOP_1_0 ? \ 0 : (BIT(UNIPERIF_ITS_UNDERFLOW_REC_DONE_SHIFT(ip)))) /* UNDERFLOW_REC_FAILED */ #define UNIPERIF_ITS_UNDERFLOW_REC_FAILED_SHIFT(ip) \ ((ip)->ver < SND_ST_UNIPERIF_VERSION_UNI_PLR_TOP_1_0 ? -1 : 13) #define UNIPERIF_ITS_UNDERFLOW_REC_FAILED_MASK(ip) \ ((ip)->ver < SND_ST_UNIPERIF_VERSION_UNI_PLR_TOP_1_0 ? \ 0 : (BIT(UNIPERIF_ITS_UNDERFLOW_REC_FAILED_SHIFT(ip)))) /* * UNIPERIF_ITS_BCLR reg */ /* FIFO_ERROR */ #define UNIPERIF_ITS_BCLR_FIFO_ERROR_SHIFT(ip) \ ((ip)->ver < SND_ST_UNIPERIF_VERSION_UNI_PLR_TOP_1_0 ? 0 : 8) #define UNIPERIF_ITS_BCLR_FIFO_ERROR_MASK(ip) \ (BIT(UNIPERIF_ITS_BCLR_FIFO_ERROR_SHIFT(ip))) #define SET_UNIPERIF_ITS_BCLR_FIFO_ERROR(ip) \ SET_UNIPERIF_ITS_BCLR(ip, \ UNIPERIF_ITS_BCLR_FIFO_ERROR_MASK(ip)) #define UNIPERIF_ITS_BCLR_OFFSET(ip) 0x0010 #define SET_UNIPERIF_ITS_BCLR(ip, value) \ writel_relaxed(value, ip->base + UNIPERIF_ITS_BCLR_OFFSET(ip)) /* * UNIPERIF_ITM reg */ #define UNIPERIF_ITM_OFFSET(ip) 0x0018 #define GET_UNIPERIF_ITM(ip) \ readl_relaxed(ip->base + UNIPERIF_ITM_OFFSET(ip)) /* FIFO_ERROR */ #define UNIPERIF_ITM_FIFO_ERROR_SHIFT(ip) \ ((ip)->ver < SND_ST_UNIPERIF_VERSION_UNI_PLR_TOP_1_0 ? 0 : 8) #define UNIPERIF_ITM_FIFO_ERROR_MASK(ip) \ (BIT(UNIPERIF_ITM_FIFO_ERROR_SHIFT(ip))) /* UNDERFLOW_REC_DONE */ #define UNIPERIF_ITM_UNDERFLOW_REC_DONE_SHIFT(ip) \ ((ip)->ver < SND_ST_UNIPERIF_VERSION_UNI_PLR_TOP_1_0 ? -1 : 12) #define UNIPERIF_ITM_UNDERFLOW_REC_DONE_MASK(ip) \ ((ip)->ver < SND_ST_UNIPERIF_VERSION_UNI_PLR_TOP_1_0 ? \ 0 : (BIT(UNIPERIF_ITM_UNDERFLOW_REC_DONE_SHIFT(ip)))) /* UNDERFLOW_REC_FAILED */ #define UNIPERIF_ITM_UNDERFLOW_REC_FAILED_SHIFT(ip) \ ((ip)->ver < SND_ST_UNIPERIF_VERSION_UNI_PLR_TOP_1_0 ? -1 : 13) #define UNIPERIF_ITM_UNDERFLOW_REC_FAILED_MASK(ip) \ ((ip)->ver < SND_ST_UNIPERIF_VERSION_UNI_PLR_TOP_1_0 ? \ 0 : (BIT(UNIPERIF_ITM_UNDERFLOW_REC_FAILED_SHIFT(ip)))) /* * UNIPERIF_ITM_BCLR reg */ #define UNIPERIF_ITM_BCLR_OFFSET(ip) 0x001c #define SET_UNIPERIF_ITM_BCLR(ip, value) \ writel_relaxed(value, ip->base + UNIPERIF_ITM_BCLR_OFFSET(ip)) /* FIFO_ERROR */ #define UNIPERIF_ITM_BCLR_FIFO_ERROR_SHIFT(ip) \ ((ip)->ver < SND_ST_UNIPERIF_VERSION_UNI_PLR_TOP_1_0 ? 0 : 8) #define UNIPERIF_ITM_BCLR_FIFO_ERROR_MASK(ip) \ (BIT(UNIPERIF_ITM_BCLR_FIFO_ERROR_SHIFT(ip))) #define SET_UNIPERIF_ITM_BCLR_FIFO_ERROR(ip) \ SET_UNIPERIF_ITM_BCLR(ip, \ UNIPERIF_ITM_BCLR_FIFO_ERROR_MASK(ip)) /* DMA_ERROR */ #define UNIPERIF_ITM_BCLR_DMA_ERROR_SHIFT(ip) 9 #define UNIPERIF_ITM_BCLR_DMA_ERROR_MASK(ip) \ (BIT(UNIPERIF_ITM_BCLR_DMA_ERROR_SHIFT(ip))) #define SET_UNIPERIF_ITM_BCLR_DMA_ERROR(ip) \ SET_UNIPERIF_ITM_BCLR(ip, \ UNIPERIF_ITM_BCLR_DMA_ERROR_MASK(ip)) /* * UNIPERIF_ITM_BSET reg */ #define UNIPERIF_ITM_BSET_OFFSET(ip) 0x0020 #define SET_UNIPERIF_ITM_BSET(ip, value) \ writel_relaxed(value, ip->base + UNIPERIF_ITM_BSET_OFFSET(ip)) /* FIFO_ERROR */ #define UNIPERIF_ITM_BSET_FIFO_ERROR_SHIFT(ip) \ ((ip)->ver < SND_ST_UNIPERIF_VERSION_UNI_PLR_TOP_1_0 ? 0 : 8) #define UNIPERIF_ITM_BSET_FIFO_ERROR_MASK(ip) \ (BIT(UNIPERIF_ITM_BSET_FIFO_ERROR_SHIFT(ip))) #define SET_UNIPERIF_ITM_BSET_FIFO_ERROR(ip) \ SET_UNIPERIF_ITM_BSET(ip, \ UNIPERIF_ITM_BSET_FIFO_ERROR_MASK(ip)) /* MEM_BLK_READ */ #define UNIPERIF_ITM_BSET_MEM_BLK_READ_SHIFT(ip) 5 #define UNIPERIF_ITM_BSET_MEM_BLK_READ_MASK(ip) \ (BIT(UNIPERIF_ITM_BSET_MEM_BLK_READ_SHIFT(ip))) #define SET_UNIPERIF_ITM_BSET_MEM_BLK_READ(ip) \ SET_UNIPERIF_ITM_BSET(ip, \ UNIPERIF_ITM_BSET_MEM_BLK_READ_MASK(ip)) /* DMA_ERROR */ #define UNIPERIF_ITM_BSET_DMA_ERROR_SHIFT(ip) 9 #define UNIPERIF_ITM_BSET_DMA_ERROR_MASK(ip) \ (BIT(UNIPERIF_ITM_BSET_DMA_ERROR_SHIFT(ip))) #define SET_UNIPERIF_ITM_BSET_DMA_ERROR(ip) \ SET_UNIPERIF_ITM_BSET(ip, \ UNIPERIF_ITM_BSET_DMA_ERROR_MASK(ip)) /* UNDERFLOW_REC_DONE */ #define UNIPERIF_ITM_BSET_UNDERFLOW_REC_DONE_SHIFT(ip) \ ((ip)->ver < SND_ST_UNIPERIF_VERSION_UNI_PLR_TOP_1_0 ? -1 : 12) #define UNIPERIF_ITM_BSET_UNDERFLOW_REC_DONE_MASK(ip) \ ((ip)->ver < SND_ST_UNIPERIF_VERSION_UNI_PLR_TOP_1_0 ? \ 0 : (BIT(UNIPERIF_ITM_BSET_UNDERFLOW_REC_DONE_SHIFT(ip)))) #define SET_UNIPERIF_ITM_BSET_UNDERFLOW_REC_DONE(ip) \ SET_UNIPERIF_ITM_BSET(ip, \ UNIPERIF_ITM_BSET_UNDERFLOW_REC_DONE_MASK(ip)) /* UNDERFLOW_REC_FAILED */ #define UNIPERIF_ITM_BSET_UNDERFLOW_REC_FAILED_SHIFT(ip) \ ((ip)->ver < SND_ST_UNIPERIF_VERSION_UNI_PLR_TOP_1_0 ? -1 : 13) #define UNIPERIF_ITM_BSET_UNDERFLOW_REC_FAILED_MASK(ip) \ ((ip)->ver < SND_ST_UNIPERIF_VERSION_UNI_PLR_TOP_1_0 ? \ 0 : (BIT(UNIPERIF_ITM_BSET_UNDERFLOW_REC_FAILED_SHIFT(ip)))) #define SET_UNIPERIF_ITM_BSET_UNDERFLOW_REC_FAILED(ip) \ SET_UNIPERIF_ITM_BSET(ip, \ UNIPERIF_ITM_BSET_UNDERFLOW_REC_FAILED_MASK(ip)) /* * UNIPERIF_CONFIG reg */ #define UNIPERIF_CONFIG_OFFSET(ip) 0x0040 #define GET_UNIPERIF_CONFIG(ip) \ readl_relaxed(ip->base + UNIPERIF_CONFIG_OFFSET(ip)) #define SET_UNIPERIF_CONFIG(ip, value) \ writel_relaxed(value, ip->base + UNIPERIF_CONFIG_OFFSET(ip)) /* PARITY_CNTR */ #define UNIPERIF_CONFIG_PARITY_CNTR_SHIFT(ip) 0 #define UNIPERIF_CONFIG_PARITY_CNTR_MASK(ip) 0x1 #define GET_UNIPERIF_CONFIG_PARITY_CNTR(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_PARITY_CNTR_SHIFT(ip), \ UNIPERIF_CONFIG_PARITY_CNTR_MASK(ip)) #define SET_UNIPERIF_CONFIG_PARITY_CNTR_BY_HW(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_PARITY_CNTR_SHIFT(ip), \ UNIPERIF_CONFIG_PARITY_CNTR_MASK(ip), 0) #define SET_UNIPERIF_CONFIG_PARITY_CNTR_BY_SW(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_PARITY_CNTR_SHIFT(ip), \ UNIPERIF_CONFIG_PARITY_CNTR_MASK(ip), 1) /* CHANNEL_STA_CNTR */ #define UNIPERIF_CONFIG_CHANNEL_STA_CNTR_SHIFT(ip) 1 #define UNIPERIF_CONFIG_CHANNEL_STA_CNTR_MASK(ip) 0x1 #define GET_UNIPERIF_CONFIG_CHANNEL_STA_CNTR(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_CHANNEL_STA_CNTR_SHIFT(ip), \ UNIPERIF_CONFIG_CHANNEL_STA_CNTR_MASK(ip)) #define SET_UNIPERIF_CONFIG_CHANNEL_STA_CNTR_BY_SW(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_CHANNEL_STA_CNTR_SHIFT(ip), \ UNIPERIF_CONFIG_CHANNEL_STA_CNTR_MASK(ip), 0) #define SET_UNIPERIF_CONFIG_CHANNEL_STA_CNTR_BY_HW(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_CHANNEL_STA_CNTR_SHIFT(ip), \ UNIPERIF_CONFIG_CHANNEL_STA_CNTR_MASK(ip), 1) /* USER_DAT_CNTR */ #define UNIPERIF_CONFIG_USER_DAT_CNTR_SHIFT(ip) 2 #define UNIPERIF_CONFIG_USER_DAT_CNTR_MASK(ip) 0x1 #define GET_UNIPERIF_CONFIG_USER_DAT_CNTR(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_USER_DAT_CNTR_SHIFT(ip), \ UNIPERIF_CONFIG_USER_DAT_CNTR_MASK(ip)) #define SET_UNIPERIF_CONFIG_USER_DAT_CNTR_BY_HW(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_USER_DAT_CNTR_SHIFT(ip), \ UNIPERIF_CONFIG_USER_DAT_CNTR_MASK(ip), 1) #define SET_UNIPERIF_CONFIG_USER_DAT_CNTR_BY_SW(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_USER_DAT_CNTR_SHIFT(ip), \ UNIPERIF_CONFIG_USER_DAT_CNTR_MASK(ip), 0) /* VALIDITY_DAT_CNTR */ #define UNIPERIF_CONFIG_VALIDITY_DAT_CNTR_SHIFT(ip) 3 #define UNIPERIF_CONFIG_VALIDITY_DAT_CNTR_MASK(ip) 0x1 #define GET_UNIPERIF_CONFIG_VALIDITY_DAT_CNTR(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_VALIDITY_DAT_CNTR_SHIFT(ip), \ UNIPERIF_CONFIG_VALIDITY_DAT_CNTR_MASK(ip)) #define SET_UNIPERIF_CONFIG_VALIDITY_DAT_CNTR_BY_SW(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_VALIDITY_DAT_CNTR_SHIFT(ip), \ UNIPERIF_CONFIG_VALIDITY_DAT_CNTR_MASK(ip), 0) #define SET_UNIPERIF_CONFIG_VALIDITY_DAT_CNTR_BY_HW(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_VALIDITY_DAT_CNTR_SHIFT(ip), \ UNIPERIF_CONFIG_VALIDITY_DAT_CNTR_MASK(ip), 1) /* ONE_BIT_AUD_SUPPORT */ #define UNIPERIF_CONFIG_ONE_BIT_AUD_SHIFT(ip) 4 #define UNIPERIF_CONFIG_ONE_BIT_AUD_MASK(ip) 0x1 #define GET_UNIPERIF_CONFIG_ONE_BIT_AUD(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_ONE_BIT_AUD_SHIFT(ip), \ UNIPERIF_CONFIG_ONE_BIT_AUD_MASK(ip)) #define SET_UNIPERIF_CONFIG_ONE_BIT_AUD_DISABLE(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_ONE_BIT_AUD_SHIFT(ip), \ UNIPERIF_CONFIG_ONE_BIT_AUD_MASK(ip), 0) #define SET_UNIPERIF_CONFIG_ONE_BIT_AUD_ENABLE(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_ONE_BIT_AUD_SHIFT(ip), \ UNIPERIF_CONFIG_ONE_BIT_AUD_MASK(ip), 1) /* MEMORY_FMT */ #define UNIPERIF_CONFIG_MEM_FMT_SHIFT(ip) 5 #define UNIPERIF_CONFIG_MEM_FMT_MASK(ip) 0x1 #define VALUE_UNIPERIF_CONFIG_MEM_FMT_16_0(ip) 0 #define VALUE_UNIPERIF_CONFIG_MEM_FMT_16_16(ip) 1 #define GET_UNIPERIF_CONFIG_MEM_FMT(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_MEM_FMT_SHIFT(ip), \ UNIPERIF_CONFIG_MEM_FMT_MASK(ip)) #define SET_UNIPERIF_CONFIG_MEM_FMT(ip, value) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_MEM_FMT_SHIFT(ip), \ UNIPERIF_CONFIG_MEM_FMT_MASK(ip), value) #define SET_UNIPERIF_CONFIG_MEM_FMT_16_0(ip) \ SET_UNIPERIF_CONFIG_MEM_FMT(ip, \ VALUE_UNIPERIF_CONFIG_MEM_FMT_16_0(ip)) #define SET_UNIPERIF_CONFIG_MEM_FMT_16_16(ip) \ SET_UNIPERIF_CONFIG_MEM_FMT(ip, \ VALUE_UNIPERIF_CONFIG_MEM_FMT_16_16(ip)) /* REPEAT_CHL_STS */ #define UNIPERIF_CONFIG_REPEAT_CHL_STS_SHIFT(ip) 6 #define UNIPERIF_CONFIG_REPEAT_CHL_STS_MASK(ip) 0x1 #define GET_UNIPERIF_CONFIG_REPEAT_CHL_STS(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_REPEAT_CHL_STS_SHIFT(ip), \ UNIPERIF_CONFIG_REPEAT_CHL_STS_MASK(ip)) #define SET_UNIPERIF_CONFIG_REPEAT_CHL_STS_ENABLE(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_REPEAT_CHL_STS_SHIFT(ip), \ UNIPERIF_CONFIG_REPEAT_CHL_STS_MASK(ip), 0) #define SET_UNIPERIF_CONFIG_REPEAT_CHL_STS_DISABLE(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_REPEAT_CHL_STS_SHIFT(ip), \ UNIPERIF_CONFIG_REPEAT_CHL_STS_MASK(ip), 1) /* BACK_STALL_REQ */ #define UNIPERIF_CONFIG_BACK_STALL_REQ_SHIFT(ip) \ ((ip)->ver < SND_ST_UNIPERIF_VERSION_UNI_PLR_TOP_1_0 ? 7 : -1) #define UNIPERIF_CONFIG_BACK_STALL_REQ_MASK(ip) 0x1 #define GET_UNIPERIF_CONFIG_BACK_STALL_REQ(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_BACK_STALL_REQ_SHIFT(ip), \ UNIPERIF_CONFIG_BACK_STALL_REQ_MASK(ip)) #define SET_UNIPERIF_CONFIG_BACK_STALL_REQ_DISABLE(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_BACK_STALL_REQ_SHIFT(ip), \ UNIPERIF_CONFIG_BACK_STALL_REQ_MASK(ip), 0) #define SET_UNIPERIF_CONFIG_BACK_STALL_REQ_ENABLE(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_BACK_STALL_REQ_SHIFT(ip), \ UNIPERIF_CONFIG_BACK_STALL_REQ_MASK(ip), 1) /* FDMA_TRIGGER_LIMIT */ #define UNIPERIF_CONFIG_DMA_TRIG_LIMIT_SHIFT(ip) 8 #define UNIPERIF_CONFIG_DMA_TRIG_LIMIT_MASK(ip) 0x7F #define GET_UNIPERIF_CONFIG_DMA_TRIG_LIMIT(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_DMA_TRIG_LIMIT_SHIFT(ip), \ UNIPERIF_CONFIG_DMA_TRIG_LIMIT_MASK(ip)) #define SET_UNIPERIF_CONFIG_DMA_TRIG_LIMIT(ip, value) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_DMA_TRIG_LIMIT_SHIFT(ip), \ UNIPERIF_CONFIG_DMA_TRIG_LIMIT_MASK(ip), value) /* CHL_STS_UPDATE */ #define UNIPERIF_CONFIG_CHL_STS_UPDATE_SHIFT(ip) \ ((ip)->ver < SND_ST_UNIPERIF_VERSION_UNI_PLR_TOP_1_0 ? 16 : -1) #define UNIPERIF_CONFIG_CHL_STS_UPDATE_MASK(ip) 0x1 #define GET_UNIPERIF_CONFIG_CHL_STS_UPDATE(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_CHL_STS_UPDATE_SHIFT(ip), \ UNIPERIF_CONFIG_CHL_STS_UPDATE_MASK(ip)) #define SET_UNIPERIF_CONFIG_CHL_STS_UPDATE(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_CHL_STS_UPDATE_SHIFT(ip), \ UNIPERIF_CONFIG_CHL_STS_UPDATE_MASK(ip), 1) /* IDLE_MOD */ #define UNIPERIF_CONFIG_IDLE_MOD_SHIFT(ip) 18 #define UNIPERIF_CONFIG_IDLE_MOD_MASK(ip) 0x1 #define GET_UNIPERIF_CONFIG_IDLE_MOD(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_IDLE_MOD_SHIFT(ip), \ UNIPERIF_CONFIG_IDLE_MOD_MASK(ip)) #define SET_UNIPERIF_CONFIG_IDLE_MOD_DISABLE(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_IDLE_MOD_SHIFT(ip), \ UNIPERIF_CONFIG_IDLE_MOD_MASK(ip), 0) #define SET_UNIPERIF_CONFIG_IDLE_MOD_ENABLE(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_IDLE_MOD_SHIFT(ip), \ UNIPERIF_CONFIG_IDLE_MOD_MASK(ip), 1) /* SUBFRAME_SELECTION */ #define UNIPERIF_CONFIG_SUBFRAME_SEL_SHIFT(ip) 19 #define UNIPERIF_CONFIG_SUBFRAME_SEL_MASK(ip) 0x1 #define GET_UNIPERIF_CONFIG_SUBFRAME_SEL(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_SUBFRAME_SEL_SHIFT(ip), \ UNIPERIF_CONFIG_SUBFRAME_SEL_MASK(ip)) #define SET_UNIPERIF_CONFIG_SUBFRAME_SEL_SUBF1_SUBF0(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_SUBFRAME_SEL_SHIFT(ip), \ UNIPERIF_CONFIG_SUBFRAME_SEL_MASK(ip), 1) #define SET_UNIPERIF_CONFIG_SUBFRAME_SEL_SUBF0_SUBF1(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_SUBFRAME_SEL_SHIFT(ip), \ UNIPERIF_CONFIG_SUBFRAME_SEL_MASK(ip), 0) /* FULL_SW_CONTROL */ #define UNIPERIF_CONFIG_SPDIF_SW_CTRL_SHIFT(ip) 20 #define UNIPERIF_CONFIG_SPDIF_SW_CTRL_MASK(ip) 0x1 #define GET_UNIPERIF_CONFIG_SPDIF_SW_CTRL(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_SPDIF_SW_CTRL_SHIFT(ip), \ UNIPERIF_CONFIG_SPDIF_SW_CTRL_MASK(ip)) #define SET_UNIPERIF_CONFIG_SPDIF_SW_CTRL_ENABLE(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_SPDIF_SW_CTRL_SHIFT(ip), \ UNIPERIF_CONFIG_SPDIF_SW_CTRL_MASK(ip), 1) #define SET_UNIPERIF_CONFIG_SPDIF_SW_CTRL_DISABLE(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_SPDIF_SW_CTRL_SHIFT(ip), \ UNIPERIF_CONFIG_SPDIF_SW_CTRL_MASK(ip), 0) /* MASTER_CLKEDGE */ #define UNIPERIF_CONFIG_MSTR_CLKEDGE_SHIFT(ip) \ ((ip)->ver < SND_ST_UNIPERIF_VERSION_UNI_PLR_TOP_1_0 ? 24 : -1) #define UNIPERIF_CONFIG_MSTR_CLKEDGE_MASK(ip) 0x1 #define GET_UNIPERIF_CONFIG_MSTR_CLKEDGE(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_MSTR_CLKEDGE_SHIFT(ip), \ UNIPERIF_CONFIG_MSTR_CLKEDGE_MASK(ip)) #define SET_UNIPERIF_CONFIG_MSTR_CLKEDGE_FALLING(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_MSTR_CLKEDGE_SHIFT(ip), \ UNIPERIF_CONFIG_MSTR_CLKEDGE_MASK(ip), 1) #define SET_UNIPERIF_CONFIG_MSTR_CLKEDGE_RISING(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CONFIG_OFFSET(ip), \ UNIPERIF_CONFIG_MSTR_CLKEDGE_SHIFT(ip), \ UNIPERIF_CONFIG_MSTR_CLKEDGE_MASK(ip), 0) /* * UNIPERIF_CTRL reg */ #define UNIPERIF_CTRL_OFFSET(ip) 0x0044 #define GET_UNIPERIF_CTRL(ip) \ readl_relaxed(ip->base + UNIPERIF_CTRL_OFFSET(ip)) #define SET_UNIPERIF_CTRL(ip, value) \ writel_relaxed(value, ip->base + UNIPERIF_CTRL_OFFSET(ip)) /* OPERATION */ #define UNIPERIF_CTRL_OPERATION_SHIFT(ip) 0 #define UNIPERIF_CTRL_OPERATION_MASK(ip) 0x7 #define GET_UNIPERIF_CTRL_OPERATION(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_CTRL_OFFSET(ip), \ UNIPERIF_CTRL_OPERATION_SHIFT(ip), \ UNIPERIF_CTRL_OPERATION_MASK(ip)) #define VALUE_UNIPERIF_CTRL_OPERATION_OFF(ip) 0 #define SET_UNIPERIF_CTRL_OPERATION_OFF(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CTRL_OFFSET(ip), \ UNIPERIF_CTRL_OPERATION_SHIFT(ip), \ UNIPERIF_CTRL_OPERATION_MASK(ip), \ VALUE_UNIPERIF_CTRL_OPERATION_OFF(ip)) #define VALUE_UNIPERIF_CTRL_OPERATION_MUTE_PCM_NULL(ip) \ ((ip)->ver < SND_ST_UNIPERIF_VERSION_UNI_PLR_TOP_1_0 ? 1 : -1) #define SET_UNIPERIF_CTRL_OPERATION_MUTE_PCM_NULL(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CTRL_OFFSET(ip), \ UNIPERIF_CTRL_OPERATION_SHIFT(ip), \ UNIPERIF_CTRL_OPERATION_MASK(ip), \ VALUE_UNIPERIF_CTRL_OPERATION_MUTE_PCM_NULL(ip)) #define VALUE_UNIPERIF_CTRL_OPERATION_MUTE_PAUSE_BURST(ip) \ ((ip)->ver < SND_ST_UNIPERIF_VERSION_UNI_PLR_TOP_1_0 ? 2 : -1) #define SET_UNIPERIF_CTRL_OPERATION_MUTE_PAUSE_BURST(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CTRL_OFFSET(ip), \ UNIPERIF_CTRL_OPERATION_SHIFT(ip), \ UNIPERIF_CTRL_OPERATION_MASK(ip), \ VALUE_UNIPERIF_CTRL_OPERATION_MUTE_PAUSE_BURST(ip)) #define VALUE_UNIPERIF_CTRL_OPERATION_PCM_DATA(ip) 3 #define SET_UNIPERIF_CTRL_OPERATION_PCM_DATA(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CTRL_OFFSET(ip), \ UNIPERIF_CTRL_OPERATION_SHIFT(ip), \ UNIPERIF_CTRL_OPERATION_MASK(ip), \ VALUE_UNIPERIF_CTRL_OPERATION_PCM_DATA(ip)) /* This is the same as above! */ #define VALUE_UNIPERIF_CTRL_OPERATION_AUDIO_DATA(ip) 3 #define SET_UNIPERIF_CTRL_OPERATION_AUDIO_DATA(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CTRL_OFFSET(ip), \ UNIPERIF_CTRL_OPERATION_SHIFT(ip), \ UNIPERIF_CTRL_OPERATION_MASK(ip), \ VALUE_UNIPERIF_CTRL_OPERATION_AUDIO_DATA(ip)) #define VALUE_UNIPERIF_CTRL_OPERATION_ENC_DATA(ip) 4 #define SET_UNIPERIF_CTRL_OPERATION_ENC_DATA(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CTRL_OFFSET(ip), \ UNIPERIF_CTRL_OPERATION_SHIFT(ip), \ UNIPERIF_CTRL_OPERATION_MASK(ip), \ VALUE_UNIPERIF_CTRL_OPERATION_ENC_DATA(ip)) #define VALUE_UNIPERIF_CTRL_OPERATION_CD_DATA(ip) \ ((ip)->ver < SND_ST_UNIPERIF_VERSION_UNI_PLR_TOP_1_0 ? 5 : -1) #define SET_UNIPERIF_CTRL_OPERATION_CD_DATA(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CTRL_OFFSET(ip), \ UNIPERIF_CTRL_OPERATION_SHIFT(ip), \ UNIPERIF_CTRL_OPERATION_MASK(ip), \ VALUE_UNIPERIF_CTRL_OPERATION_CD_DATA(ip)) #define VALUE_UNIPERIF_CTRL_OPERATION_STANDBY(ip) \ ((ip)->ver < SND_ST_UNIPERIF_VERSION_UNI_PLR_TOP_1_0 ? -1 : 7) #define SET_UNIPERIF_CTRL_OPERATION_STANDBY(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CTRL_OFFSET(ip), \ UNIPERIF_CTRL_OPERATION_SHIFT(ip), \ UNIPERIF_CTRL_OPERATION_MASK(ip), \ VALUE_UNIPERIF_CTRL_OPERATION_STANDBY(ip)) /* EXIT_STBY_ON_EOBLOCK */ #define UNIPERIF_CTRL_EXIT_STBY_ON_EOBLOCK_SHIFT(ip) \ ((ip)->ver < SND_ST_UNIPERIF_VERSION_UNI_PLR_TOP_1_0 ? -1 : 3) #define UNIPERIF_CTRL_EXIT_STBY_ON_EOBLOCK_MASK(ip) 0x1 #define GET_UNIPERIF_CTRL_EXIT_STBY_ON_EOBLOCK(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_CTRL_OFFSET(ip), \ UNIPERIF_CTRL_EXIT_STBY_ON_EOBLOCK_SHIFT(ip), \ UNIPERIF_CTRL_EXIT_STBY_ON_EOBLOCK_MASK(ip)) #define SET_UNIPERIF_CTRL_EXIT_STBY_ON_EOBLOCK_OFF(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CTRL_OFFSET(ip), \ UNIPERIF_CTRL_EXIT_STBY_ON_EOBLOCK_SHIFT(ip), \ UNIPERIF_CTRL_EXIT_STBY_ON_EOBLOCK_MASK(ip), 0) #define SET_UNIPERIF_CTRL_EXIT_STBY_ON_EOBLOCK_ON(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CTRL_OFFSET(ip), \ UNIPERIF_CTRL_EXIT_STBY_ON_EOBLOCK_SHIFT(ip), \ UNIPERIF_CTRL_EXIT_STBY_ON_EOBLOCK_MASK(ip), 1) /* ROUNDING */ #define UNIPERIF_CTRL_ROUNDING_SHIFT(ip) 4 #define UNIPERIF_CTRL_ROUNDING_MASK(ip) 0x1 #define GET_UNIPERIF_CTRL_ROUNDING(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_CTRL_OFFSET(ip), \ UNIPERIF_CTRL_ROUNDING_SHIFT(ip), \ UNIPERIF_CTRL_ROUNDING_MASK(ip)) #define SET_UNIPERIF_CTRL_ROUNDING_OFF(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CTRL_OFFSET(ip), \ UNIPERIF_CTRL_ROUNDING_SHIFT(ip), \ UNIPERIF_CTRL_ROUNDING_MASK(ip), 0) #define SET_UNIPERIF_CTRL_ROUNDING_ON(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CTRL_OFFSET(ip), \ UNIPERIF_CTRL_ROUNDING_SHIFT(ip), \ UNIPERIF_CTRL_ROUNDING_MASK(ip), 1) /* DIVIDER */ #define UNIPERIF_CTRL_DIVIDER_SHIFT(ip) 5 #define UNIPERIF_CTRL_DIVIDER_MASK(ip) 0xff #define GET_UNIPERIF_CTRL_DIVIDER(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_CTRL_OFFSET(ip), \ UNIPERIF_CTRL_DIVIDER_SHIFT(ip), \ UNIPERIF_CTRL_DIVIDER_MASK(ip)) #define SET_UNIPERIF_CTRL_DIVIDER(ip, value) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CTRL_OFFSET(ip), \ UNIPERIF_CTRL_DIVIDER_SHIFT(ip), \ UNIPERIF_CTRL_DIVIDER_MASK(ip), value) /* BYTE_SWAP */ #define UNIPERIF_CTRL_BYTE_SWP_SHIFT(ip) \ ((ip)->ver < SND_ST_UNIPERIF_VERSION_UNI_PLR_TOP_1_0 ? 13 : -1) #define UNIPERIF_CTRL_BYTE_SWP_MASK(ip) 0x1 #define GET_UNIPERIF_CTRL_BYTE_SWP(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_CTRL_OFFSET(ip), \ UNIPERIF_CTRL_BYTE_SWP_SHIFT(ip), \ UNIPERIF_CTRL_BYTE_SWP_MASK(ip)) #define SET_UNIPERIF_CTRL_BYTE_SWP_OFF(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CTRL_OFFSET(ip), \ UNIPERIF_CTRL_BYTE_SWP_SHIFT(ip), \ UNIPERIF_CTRL_BYTE_SWP_MASK(ip), 0) #define SET_UNIPERIF_CTRL_BYTE_SWP_ON(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CTRL_OFFSET(ip), \ UNIPERIF_CTRL_BYTE_SWP_SHIFT(ip), \ UNIPERIF_CTRL_BYTE_SWP_MASK(ip), 1) /* ZERO_STUFFING_HW_SW */ #define UNIPERIF_CTRL_ZERO_STUFF_SHIFT(ip) \ ((ip)->ver < SND_ST_UNIPERIF_VERSION_UNI_PLR_TOP_1_0 ? 14 : -1) #define UNIPERIF_CTRL_ZERO_STUFF_MASK(ip) 0x1 #define GET_UNIPERIF_CTRL_ZERO_STUFF(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_CTRL_OFFSET(ip), \ UNIPERIF_CTRL_ZERO_STUFF_SHIFT(ip), \ UNIPERIF_CTRL_ZERO_STUFF_MASK(ip)) #define SET_UNIPERIF_CTRL_ZERO_STUFF_HW(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CTRL_OFFSET(ip), \ UNIPERIF_CTRL_ZERO_STUFF_SHIFT(ip), \ UNIPERIF_CTRL_ZERO_STUFF_MASK(ip), 1) #define SET_UNIPERIF_CTRL_ZERO_STUFF_SW(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CTRL_OFFSET(ip), \ UNIPERIF_CTRL_ZERO_STUFF_SHIFT(ip), \ UNIPERIF_CTRL_ZERO_STUFF_MASK(ip), 0) /* SPDIF_LAT */ #define UNIPERIF_CTRL_SPDIF_LAT_SHIFT(ip) \ ((ip)->ver < SND_ST_UNIPERIF_VERSION_UNI_PLR_TOP_1_0 ? 16 : -1) #define UNIPERIF_CTRL_SPDIF_LAT_MASK(ip) 0x1 #define GET_UNIPERIF_CTRL_SPDIF_LAT(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_CTRL_OFFSET(ip), \ UNIPERIF_CTRL_SPDIF_LAT_SHIFT(ip), \ UNIPERIF_CTRL_SPDIF_LAT_MASK(ip)) #define SET_UNIPERIF_CTRL_SPDIF_LAT_ON(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CTRL_OFFSET(ip), \ UNIPERIF_CTRL_SPDIF_LAT_SHIFT(ip), \ UNIPERIF_CTRL_SPDIF_LAT_MASK(ip), 1) #define SET_UNIPERIF_CTRL_SPDIF_LAT_OFF(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CTRL_OFFSET(ip), \ UNIPERIF_CTRL_SPDIF_LAT_SHIFT(ip), \ UNIPERIF_CTRL_SPDIF_LAT_MASK(ip), 0) /* EN_SPDIF_FORMATTING */ #define UNIPERIF_CTRL_SPDIF_FMT_SHIFT(ip) 17 #define UNIPERIF_CTRL_SPDIF_FMT_MASK(ip) 0x1 #define GET_UNIPERIF_CTRL_SPDIF_FMT(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_CTRL_OFFSET(ip), \ UNIPERIF_CTRL_SPDIF_FMT_SHIFT(ip), \ UNIPERIF_CTRL_SPDIF_FMT_MASK(ip)) #define SET_UNIPERIF_CTRL_SPDIF_FMT_ON(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CTRL_OFFSET(ip), \ UNIPERIF_CTRL_SPDIF_FMT_SHIFT(ip), \ UNIPERIF_CTRL_SPDIF_FMT_MASK(ip), 1) #define SET_UNIPERIF_CTRL_SPDIF_FMT_OFF(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CTRL_OFFSET(ip), \ UNIPERIF_CTRL_SPDIF_FMT_SHIFT(ip), \ UNIPERIF_CTRL_SPDIF_FMT_MASK(ip), 0) /* READER_OUT_SELECT */ #define UNIPERIF_CTRL_READER_OUT_SEL_SHIFT(ip) \ ((ip)->ver < SND_ST_UNIPERIF_VERSION_UNI_PLR_TOP_1_0 ? 18 : -1) #define UNIPERIF_CTRL_READER_OUT_SEL_MASK(ip) 0x1 #define GET_UNIPERIF_CTRL_READER_OUT_SEL(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_CTRL_OFFSET(ip), \ UNIPERIF_CTRL_READER_OUT_SEL_SHIFT(ip), \ UNIPERIF_CTRL_READER_OUT_SEL_MASK(ip)) #define SET_UNIPERIF_CTRL_READER_OUT_SEL_IN_MEM(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CTRL_OFFSET(ip), \ UNIPERIF_CTRL_READER_OUT_SEL_SHIFT(ip), \ UNIPERIF_CTRL_READER_OUT_SEL_MASK(ip), 0) #define SET_UNIPERIF_CTRL_READER_OUT_SEL_ON_I2S_LINE(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CTRL_OFFSET(ip), \ UNIPERIF_CTRL_READER_OUT_SEL_SHIFT(ip), \ UNIPERIF_CTRL_READER_OUT_SEL_MASK(ip), 1) /* UNDERFLOW_REC_WINDOW */ #define UNIPERIF_CTRL_UNDERFLOW_REC_WINDOW_SHIFT(ip) 20 #define UNIPERIF_CTRL_UNDERFLOW_REC_WINDOW_MASK(ip) 0xff #define GET_UNIPERIF_CTRL_UNDERFLOW_REC_WINDOW(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_CTRL_OFFSET(ip), \ UNIPERIF_CTRL_UNDERFLOW_REC_WINDOW_SHIFT(ip), \ UNIPERIF_CTRL_UNDERFLOW_REC_WINDOW_MASK(ip)) #define SET_UNIPERIF_CTRL_UNDERFLOW_REC_WINDOW(ip, value) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_CTRL_OFFSET(ip), \ UNIPERIF_CTRL_UNDERFLOW_REC_WINDOW_SHIFT(ip), \ UNIPERIF_CTRL_UNDERFLOW_REC_WINDOW_MASK(ip), value) /* * UNIPERIF_I2S_FMT a.k.a UNIPERIF_FORMAT reg */ #define UNIPERIF_I2S_FMT_OFFSET(ip) 0x0048 #define GET_UNIPERIF_I2S_FMT(ip) \ readl_relaxed(ip->base + UNIPERIF_I2S_FMT_OFFSET(ip)) #define SET_UNIPERIF_I2S_FMT(ip, value) \ writel_relaxed(value, ip->base + UNIPERIF_I2S_FMT_OFFSET(ip)) /* NBIT */ #define UNIPERIF_I2S_FMT_NBIT_SHIFT(ip) 0 #define UNIPERIF_I2S_FMT_NBIT_MASK(ip) 0x1 #define GET_UNIPERIF_I2S_FMT_NBIT(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_I2S_FMT_OFFSET(ip), \ UNIPERIF_I2S_FMT_NBIT_SHIFT(ip), \ UNIPERIF_I2S_FMT_NBIT_MASK(ip)) #define SET_UNIPERIF_I2S_FMT_NBIT_32(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_I2S_FMT_OFFSET(ip), \ UNIPERIF_I2S_FMT_NBIT_SHIFT(ip), \ UNIPERIF_I2S_FMT_NBIT_MASK(ip), 0) #define SET_UNIPERIF_I2S_FMT_NBIT_16(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_I2S_FMT_OFFSET(ip), \ UNIPERIF_I2S_FMT_NBIT_SHIFT(ip), \ UNIPERIF_I2S_FMT_NBIT_MASK(ip), 1) /* DATA_SIZE */ #define UNIPERIF_I2S_FMT_DATA_SIZE_SHIFT(ip) 1 #define UNIPERIF_I2S_FMT_DATA_SIZE_MASK(ip) 0x7 #define GET_UNIPERIF_I2S_FMT_DATA_SIZE(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_I2S_FMT_OFFSET(ip), \ UNIPERIF_I2S_FMT_DATA_SIZE_SHIFT(ip), \ UNIPERIF_I2S_FMT_DATA_SIZE_MASK(ip)) #define SET_UNIPERIF_I2S_FMT_DATA_SIZE_16(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_I2S_FMT_OFFSET(ip), \ UNIPERIF_I2S_FMT_DATA_SIZE_SHIFT(ip), \ UNIPERIF_I2S_FMT_DATA_SIZE_MASK(ip), 0) #define SET_UNIPERIF_I2S_FMT_DATA_SIZE_18(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_I2S_FMT_OFFSET(ip), \ UNIPERIF_I2S_FMT_DATA_SIZE_SHIFT(ip), \ UNIPERIF_I2S_FMT_DATA_SIZE_MASK(ip), 1) #define SET_UNIPERIF_I2S_FMT_DATA_SIZE_20(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_I2S_FMT_OFFSET(ip), \ UNIPERIF_I2S_FMT_DATA_SIZE_SHIFT(ip), \ UNIPERIF_I2S_FMT_DATA_SIZE_MASK(ip), 2) #define SET_UNIPERIF_I2S_FMT_DATA_SIZE_24(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_I2S_FMT_OFFSET(ip), \ UNIPERIF_I2S_FMT_DATA_SIZE_SHIFT(ip), \ UNIPERIF_I2S_FMT_DATA_SIZE_MASK(ip), 3) #define SET_UNIPERIF_I2S_FMTL_DATA_SIZE_28(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_I2S_FMT_OFFSET(ip), \ UNIPERIF_I2S_FMT_DATA_SIZE_SHIFT(ip), \ UNIPERIF_I2S_FMT_DATA_SIZE_MASK(ip), 4) #define SET_UNIPERIF_I2S_FMT_DATA_SIZE_32(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_I2S_FMT_OFFSET(ip), \ UNIPERIF_I2S_FMT_DATA_SIZE_SHIFT(ip), \ UNIPERIF_I2S_FMT_DATA_SIZE_MASK(ip), 5) /* LR_POL */ #define UNIPERIF_I2S_FMT_LR_POL_SHIFT(ip) 4 #define UNIPERIF_I2S_FMT_LR_POL_MASK(ip) 0x1 #define VALUE_UNIPERIF_I2S_FMT_LR_POL_LOW(ip) 0x0 #define VALUE_UNIPERIF_I2S_FMT_LR_POL_HIG(ip) 0x1 #define GET_UNIPERIF_I2S_FMT_LR_POL(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_I2S_FMT_OFFSET(ip), \ UNIPERIF_I2S_FMT_LR_POL_SHIFT(ip), \ UNIPERIF_I2S_FMT_LR_POL_MASK(ip)) #define SET_UNIPERIF_I2S_FMT_LR_POL(ip, value) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_I2S_FMT_OFFSET(ip), \ UNIPERIF_I2S_FMT_LR_POL_SHIFT(ip), \ UNIPERIF_I2S_FMT_LR_POL_MASK(ip), value) #define SET_UNIPERIF_I2S_FMT_LR_POL_LOW(ip) \ SET_UNIPERIF_I2S_FMT_LR_POL(ip, \ VALUE_UNIPERIF_I2S_FMT_LR_POL_LOW(ip)) #define SET_UNIPERIF_I2S_FMT_LR_POL_HIG(ip) \ SET_UNIPERIF_I2S_FMT_LR_POL(ip, \ VALUE_UNIPERIF_I2S_FMT_LR_POL_HIG(ip)) /* SCLK_EDGE */ #define UNIPERIF_I2S_FMT_SCLK_EDGE_SHIFT(ip) 5 #define UNIPERIF_I2S_FMT_SCLK_EDGE_MASK(ip) 0x1 #define GET_UNIPERIF_I2S_FMT_SCLK_EDGE(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_I2S_FMT_OFFSET(ip), \ UNIPERIF_I2S_FMT_SCLK_EDGE_SHIFT(ip), \ UNIPERIF_I2S_FMT_SCLK_EDGE_MASK(ip)) #define SET_UNIPERIF_I2S_FMT_SCLK_EDGE_RISING(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_I2S_FMT_OFFSET(ip), \ UNIPERIF_I2S_FMT_SCLK_EDGE_SHIFT(ip), \ UNIPERIF_I2S_FMT_SCLK_EDGE_MASK(ip), 0) #define SET_UNIPERIF_I2S_FMT_SCLK_EDGE_FALLING(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_I2S_FMT_OFFSET(ip), \ UNIPERIF_I2S_FMT_SCLK_EDGE_SHIFT(ip), \ UNIPERIF_I2S_FMT_SCLK_EDGE_MASK(ip), 1) /* PADDING */ #define UNIPERIF_I2S_FMT_PADDING_SHIFT(ip) 6 #define UNIPERIF_I2S_FMT_PADDING_MASK(ip) 0x1 #define UNIPERIF_I2S_FMT_PADDING_MASK(ip) 0x1 #define VALUE_UNIPERIF_I2S_FMT_PADDING_I2S_MODE(ip) 0x0 #define VALUE_UNIPERIF_I2S_FMT_PADDING_SONY_MODE(ip) 0x1 #define GET_UNIPERIF_I2S_FMT_PADDING(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_I2S_FMT_OFFSET(ip), \ UNIPERIF_I2S_FMT_PADDING_SHIFT(ip), \ UNIPERIF_I2S_FMT_PADDING_MASK(ip)) #define SET_UNIPERIF_I2S_FMT_PADDING(ip, value) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_I2S_FMT_OFFSET(ip), \ UNIPERIF_I2S_FMT_PADDING_SHIFT(ip), \ UNIPERIF_I2S_FMT_PADDING_MASK(ip), value) #define SET_UNIPERIF_I2S_FMT_PADDING_I2S_MODE(ip) \ SET_UNIPERIF_I2S_FMT_PADDING(ip, \ VALUE_UNIPERIF_I2S_FMT_PADDING_I2S_MODE(ip)) #define SET_UNIPERIF_I2S_FMT_PADDING_SONY_MODE(ip) \ SET_UNIPERIF_I2S_FMT_PADDING(ip, \ VALUE_UNIPERIF_I2S_FMT_PADDING_SONY_MODE(ip)) /* ALIGN */ #define UNIPERIF_I2S_FMT_ALIGN_SHIFT(ip) 7 #define UNIPERIF_I2S_FMT_ALIGN_MASK(ip) 0x1 #define GET_UNIPERIF_I2S_FMT_ALIGN(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_I2S_FMT_OFFSET(ip), \ UNIPERIF_I2S_FMT_ALIGN_SHIFT(ip), \ UNIPERIF_I2S_FMT_ALIGN_MASK(ip)) #define SET_UNIPERIF_I2S_FMT_ALIGN_LEFT(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_I2S_FMT_OFFSET(ip), \ UNIPERIF_I2S_FMT_ALIGN_SHIFT(ip), \ UNIPERIF_I2S_FMT_ALIGN_MASK(ip), 0) #define SET_UNIPERIF_I2S_FMT_ALIGN_RIGHT(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_I2S_FMT_OFFSET(ip), \ UNIPERIF_I2S_FMT_ALIGN_SHIFT(ip), \ UNIPERIF_I2S_FMT_ALIGN_MASK(ip), 1) /* ORDER */ #define UNIPERIF_I2S_FMT_ORDER_SHIFT(ip) 8 #define UNIPERIF_I2S_FMT_ORDER_MASK(ip) 0x1 #define GET_UNIPERIF_I2S_FMT_ORDER(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_I2S_FMT_OFFSET(ip), \ UNIPERIF_I2S_FMT_ORDER_SHIFT(ip), \ UNIPERIF_I2S_FMT_ORDER_MASK(ip)) #define SET_UNIPERIF_I2S_FMT_ORDER_LSB(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_I2S_FMT_OFFSET(ip), \ UNIPERIF_I2S_FMT_ORDER_SHIFT(ip), \ UNIPERIF_I2S_FMT_ORDER_MASK(ip), 0) #define SET_UNIPERIF_I2S_FMT_ORDER_MSB(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_I2S_FMT_OFFSET(ip), \ UNIPERIF_I2S_FMT_ORDER_SHIFT(ip), \ UNIPERIF_I2S_FMT_ORDER_MASK(ip), 1) /* NUM_CH */ #define UNIPERIF_I2S_FMT_NUM_CH_SHIFT(ip) 9 #define UNIPERIF_I2S_FMT_NUM_CH_MASK(ip) 0x7 #define GET_UNIPERIF_I2S_FMT_NUM_CH(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_I2S_FMT_OFFSET(ip), \ UNIPERIF_I2S_FMT_NUM_CH_SHIFT(ip), \ UNIPERIF_I2S_FMT_NUM_CH_MASK(ip)) #define SET_UNIPERIF_I2S_FMT_NUM_CH(ip, value) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_I2S_FMT_OFFSET(ip), \ UNIPERIF_I2S_FMT_NUM_CH_SHIFT(ip), \ UNIPERIF_I2S_FMT_NUM_CH_MASK(ip), value) /* NO_OF_SAMPLES_TO_READ */ #define UNIPERIF_I2S_FMT_NO_OF_SAMPLES_TO_READ_SHIFT(ip) 12 #define UNIPERIF_I2S_FMT_NO_OF_SAMPLES_TO_READ_MASK(ip) 0xfffff #define GET_UNIPERIF_I2S_FMT_NO_OF_SAMPLES_TO_READ(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_I2S_FMT_OFFSET(ip), \ UNIPERIF_I2S_FMT_NO_OF_SAMPLES_TO_READ_SHIFT(ip), \ UNIPERIF_I2S_FMT_NO_OF_SAMPLES_TO_READ_MASK(ip)) #define SET_UNIPERIF_I2S_FMT_NO_OF_SAMPLES_TO_READ(ip, value) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_I2S_FMT_OFFSET(ip), \ UNIPERIF_I2S_FMT_NO_OF_SAMPLES_TO_READ_SHIFT(ip), \ UNIPERIF_I2S_FMT_NO_OF_SAMPLES_TO_READ_MASK(ip), value) /* * UNIPERIF_BIT_CONTROL reg */ #define UNIPERIF_BIT_CONTROL_OFFSET(ip) \ ((ip)->ver < SND_ST_UNIPERIF_VERSION_UNI_PLR_TOP_1_0 ? -1 : 0x004c) #define GET_UNIPERIF_BIT_CONTROL(ip) \ readl_relaxed(ip->base + UNIPERIF_BIT_CONTROL_OFFSET(ip)) #define SET_UNIPERIF_BIT_CONTROL(ip, value) \ writel_relaxed(value, ip->base + UNIPERIF_BIT_CONTROL_OFFSET(ip)) /* CLR_UNDERFLOW_DURATION */ #define UNIPERIF_BIT_CONTROL_CLR_UNDERFLOW_DURATION_SHIFT(ip) 0 #define UNIPERIF_BIT_CONTROL_CLR_UNDERFLOW_DURATION_MASK(ip) 0x1 #define GET_UNIPERIF_BIT_CONTROL_CLR_UNDERFLOW_DURATION(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_BIT_CONTROL_OFFSET(ip), \ UNIPERIF_BIT_CONTROL_CLR_UNDERFLOW_DURATION_SHIFT(ip), \ UNIPERIF_BIT_CONTROL_CLR_UNDERFLOW_DURATION_MASK(ip)) #define SET_UNIPERIF_BIT_CONTROL_CLR_UNDERFLOW_DURATION(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_BIT_CONTROL_OFFSET(ip), \ UNIPERIF_BIT_CONTROL_CLR_UNDERFLOW_DURATION_SHIFT(ip), \ UNIPERIF_BIT_CONTROL_CLR_UNDERFLOW_DURATION_MASK(ip), 1) /* CHL_STS_UPDATE */ #define UNIPERIF_BIT_CONTROL_CHL_STS_UPDATE_SHIFT(ip) 1 #define UNIPERIF_BIT_CONTROL_CHL_STS_UPDATE_MASK(ip) 0x1 #define GET_UNIPERIF_BIT_CONTROL_CHL_STS_UPDATE(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_BIT_CONTROL_OFFSET(ip), \ UNIPERIF_BIT_CONTROL_CHL_STS_UPDATE_SHIFT(ip), \ UNIPERIF_BIT_CONTROL_CHL_STS_UPDATE_MASK(ip)) #define SET_UNIPERIF_BIT_CONTROL_CHL_STS_UPDATE(ip) \ SET_UNIPERIF_BIT_REG(ip, \ UNIPERIF_BIT_CONTROL_OFFSET(ip), \ UNIPERIF_BIT_CONTROL_CHL_STS_UPDATE_SHIFT(ip), \ UNIPERIF_BIT_CONTROL_CHL_STS_UPDATE_MASK(ip), 1) /* * UNIPERIF_STATUS_1 reg */ #define UNIPERIF_STATUS_1_OFFSET(ip) 0x0050 #define GET_UNIPERIF_STATUS_1(ip) \ readl_relaxed(ip->base + UNIPERIF_STATUS_1_OFFSET(ip)) #define SET_UNIPERIF_STATUS_1(ip, value) \ writel_relaxed(value, ip->base + UNIPERIF_STATUS_1_OFFSET(ip)) /* UNDERFLOW_DURATION */ #define UNIPERIF_STATUS_1_UNDERFLOW_DURATION_SHIFT(ip) \ ((ip)->ver < SND_ST_UNIPERIF_VERSION_UNI_PLR_TOP_1_0 ? -1 : 0) #define UNIPERIF_STATUS_1_UNDERFLOW_DURATION_MASK(ip) 0xff #define GET_UNIPERIF_STATUS_1_UNDERFLOW_DURATION(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_STATUS_1_OFFSET(ip), \ UNIPERIF_STATUS_1_UNDERFLOW_DURATION_SHIFT(ip), \ UNIPERIF_STATUS_1_UNDERFLOW_DURATION_MASK(ip)) #define SET_UNIPERIF_STATUS_1_UNDERFLOW_DURATION(ip, value) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_STATUS_1_OFFSET(ip), \ UNIPERIF_STATUS_1_UNDERFLOW_DURATION_SHIFT(ip), \ UNIPERIF_STATUS_1_UNDERFLOW_DURATION_MASK(ip), value) /* * UNIPERIF_CHANNEL_STA_REGN reg */ #define UNIPERIF_CHANNEL_STA_REGN(ip, n) (0x0060 + (4 * n)) #define GET_UNIPERIF_CHANNEL_STA_REGN(ip) \ readl_relaxed(ip->base + UNIPERIF_CHANNEL_STA_REGN(ip, n)) #define SET_UNIPERIF_CHANNEL_STA_REGN(ip, n, value) \ writel_relaxed(value, ip->base + \ UNIPERIF_CHANNEL_STA_REGN(ip, n)) /* * UNIPERIF_USER_VALIDITY reg */ #define UNIPERIF_USER_VALIDITY_OFFSET(ip) 0x0090 #define GET_UNIPERIF_USER_VALIDITY(ip) \ readl_relaxed(ip->base + UNIPERIF_USER_VALIDITY_OFFSET(ip)) #define SET_UNIPERIF_USER_VALIDITY(ip, value) \ writel_relaxed(value, ip->base + UNIPERIF_USER_VALIDITY_OFFSET(ip)) /* VALIDITY_LEFT_AND_RIGHT */ #define UNIPERIF_USER_VALIDITY_VALIDITY_LR_SHIFT(ip) 0 #define UNIPERIF_USER_VALIDITY_VALIDITY_LR_MASK(ip) 0x3 #define GET_UNIPERIF_USER_VALIDITY_VALIDITY_LR(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_USER_VALIDITY_OFFSET(ip), \ UNIPERIF_USER_VALIDITY_VALIDITY_LR_SHIFT(ip), \ UNIPERIF_USER_VALIDITY_VALIDITY_LR_MASK(ip)) #define SET_UNIPERIF_USER_VALIDITY_VALIDITY_LR(ip, value) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_USER_VALIDITY_OFFSET(ip), \ UNIPERIF_USER_VALIDITY_VALIDITY_LR_SHIFT(ip), \ UNIPERIF_USER_VALIDITY_VALIDITY_LR_MASK(ip), \ value ? 0x3 : 0) /* * UNIPERIF_DBG_STANDBY_LEFT_SP reg */ #define UNIPERIF_DBG_STANDBY_LEFT_SP_OFFSET(ip) 0x0150 #define UNIPERIF_DBG_STANDBY_LEFT_SP_SHIFT(ip) \ ((ip)->ver < SND_ST_UNIPERIF_VERSION_UNI_PLR_TOP_1_0 ? -1 : 0) #define UNIPERIF_DBG_STANDBY_LEFT_SP_MASK(ip) \ ((ip)->ver < SND_ST_UNIPERIF_VERSION_UNI_PLR_TOP_1_0 ? 0 : 0xFFFFFF) #define GET_UNIPERIF_DBG_STANDBY_LEFT_SP(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_DBG_STANDBY_LEFT_SP_OFFSET(ip), \ UNIPERIF_DBG_STANDBY_LEFT_SP_SHIFT(ip), \ UNIPERIF_DBG_STANDBY_LEFT_SP_MASK(ip)) #define SET_UNIPERIF_DBG_STANDBY_LEFT_SP(ip, value) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_DBG_STANDBY_LEFT_SP_OFFSET(ip), \ UNIPERIF_DBG_STANDBY_LEFT_SP_SHIFT(ip), \ UNIPERIF_DBG_STANDBY_LEFT_SP_MASK(ip), value) /* * UNIPERIF_TDM_ENABLE */ #define UNIPERIF_TDM_ENABLE_OFFSET(ip) 0x0118 #define GET_UNIPERIF_TDM_ENABLE(ip) \ readl_relaxed(ip->base + UNIPERIF_TDM_ENABLE_OFFSET(ip)) #define SET_UNIPERIF_TDM_ENABLE(ip, value) \ writel_relaxed(value, ip->base + UNIPERIF_TDM_ENABLE_OFFSET(ip)) /* TDM_ENABLE */ #define UNIPERIF_TDM_ENABLE_EN_TDM_SHIFT(ip) 0x0 #define UNIPERIF_TDM_ENABLE_EN_TDM_MASK(ip) 0x1 #define GET_UNIPERIF_TDM_ENABLE_EN_TDM(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_TDM_ENABLE_OFFSET(ip), \ UNIPERIF_TDM_ENABLE_EN_TDM_SHIFT(ip), \ UNIPERIF_TDM_ENABLE_EN_TDM_MASK(ip)) #define SET_UNIPERIF_TDM_ENABLE_TDM_ENABLE(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_TDM_ENABLE_OFFSET(ip), \ UNIPERIF_TDM_ENABLE_EN_TDM_SHIFT(ip), \ UNIPERIF_TDM_ENABLE_EN_TDM_MASK(ip), 1) #define SET_UNIPERIF_TDM_ENABLE_TDM_DISABLE(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_TDM_ENABLE_OFFSET(ip), \ UNIPERIF_TDM_ENABLE_EN_TDM_SHIFT(ip), \ UNIPERIF_TDM_ENABLE_EN_TDM_MASK(ip), 0) /* * UNIPERIF_TDM_FS_REF_FREQ */ #define UNIPERIF_TDM_FS_REF_FREQ_OFFSET(ip) 0x011c #define GET_UNIPERIF_TDM_FS_REF_FREQ(ip) \ readl_relaxed(ip->base + UNIPERIF_TDM_FS_REF_FREQ_OFFSET(ip)) #define SET_UNIPERIF_TDM_FS_REF_FREQ(ip, value) \ writel_relaxed(value, ip->base + \ UNIPERIF_TDM_FS_REF_FREQ_OFFSET(ip)) /* REF_FREQ */ #define UNIPERIF_TDM_FS_REF_FREQ_REF_FREQ_SHIFT(ip) 0x0 #define VALUE_UNIPERIF_TDM_FS_REF_FREQ_8KHZ(ip) 0 #define VALUE_UNIPERIF_TDM_FS_REF_FREQ_16KHZ(ip) 1 #define VALUE_UNIPERIF_TDM_FS_REF_FREQ_32KHZ(ip) 2 #define VALUE_UNIPERIF_TDM_FS_REF_FREQ_48KHZ(ip) 3 #define UNIPERIF_TDM_FS_REF_FREQ_REF_FREQ_MASK(ip) 0x3 #define GET_UNIPERIF_TDM_FS_REF_FREQ_REF_FREQ(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_TDM_FS_REF_FREQ_OFFSET(ip), \ UNIPERIF_TDM_FS_REF_FREQ_REF_FREQ_SHIFT(ip), \ UNIPERIF_TDM_FS_REF_FREQ_REF_FREQ_MASK(ip)) #define SET_UNIPERIF_TDM_FS_REF_FREQ_8KHZ(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_TDM_FS_REF_FREQ_OFFSET(ip), \ UNIPERIF_TDM_FS_REF_FREQ_REF_FREQ_SHIFT(ip), \ UNIPERIF_TDM_FS_REF_FREQ_REF_FREQ_MASK(ip), \ VALUE_UNIPERIF_TDM_FS_REF_FREQ_8KHZ(ip)) #define SET_UNIPERIF_TDM_FS_REF_FREQ_16KHZ(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_TDM_FS_REF_FREQ_OFFSET(ip), \ UNIPERIF_TDM_FS_REF_FREQ_REF_FREQ_SHIFT(ip), \ UNIPERIF_TDM_FS_REF_FREQ_REF_FREQ_MASK(ip), \ VALUE_UNIPERIF_TDM_FS_REF_FREQ_16KHZ(ip)) #define SET_UNIPERIF_TDM_FS_REF_FREQ_32KHZ(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_TDM_FS_REF_FREQ_OFFSET(ip), \ UNIPERIF_TDM_FS_REF_FREQ_REF_FREQ_SHIFT(ip), \ UNIPERIF_TDM_FS_REF_FREQ_REF_FREQ_MASK(ip), \ VALUE_UNIPERIF_TDM_FS_REF_FREQ_32KHZ(ip)) #define SET_UNIPERIF_TDM_FS_REF_FREQ_48KHZ(ip) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_TDM_FS_REF_FREQ_OFFSET(ip), \ UNIPERIF_TDM_FS_REF_FREQ_REF_FREQ_SHIFT(ip), \ UNIPERIF_TDM_FS_REF_FREQ_REF_FREQ_MASK(ip), \ VALUE_UNIPERIF_TDM_FS_REF_FREQ_48KHZ(ip)) /* * UNIPERIF_TDM_FS_REF_DIV */ #define UNIPERIF_TDM_FS_REF_DIV_OFFSET(ip) 0x0120 #define GET_UNIPERIF_TDM_FS_REF_DIV(ip) \ readl_relaxed(ip->base + UNIPERIF_TDM_FS_REF_DIV_OFFSET(ip)) #define SET_UNIPERIF_TDM_FS_REF_DIV(ip, value) \ writel_relaxed(value, ip->base + \ UNIPERIF_TDM_FS_REF_DIV_OFFSET(ip)) /* NUM_TIMESLOT */ #define UNIPERIF_TDM_FS_REF_DIV_NUM_TIMESLOT_SHIFT(ip) 0x0 #define UNIPERIF_TDM_FS_REF_DIV_NUM_TIMESLOT_MASK(ip) 0xff #define GET_UNIPERIF_TDM_FS_REF_DIV_NUM_TIMESLOT(ip) \ GET_UNIPERIF_REG(ip, \ UNIPERIF_TDM_FS_REF_DIV_OFFSET(ip), \ UNIPERIF_TDM_FS_REF_DIV_NUM_TIMESLOT_SHIFT(ip), \ UNIPERIF_TDM_FS_REF_DIV_NUM_TIMESLOT_MASK(ip)) #define SET_UNIPERIF_TDM_FS_REF_DIV_NUM_TIMESLOT(ip, value) \ SET_UNIPERIF_REG(ip, \ UNIPERIF_TDM_FS_REF_DIV_OFFSET(ip), \ UNIPERIF_TDM_FS_REF_DIV_NUM_TIMESLOT_SHIFT(ip), \ UNIPERIF_TDM_FS_REF_DIV_NUM_TIMESLOT_MASK(ip), value) /* * UNIPERIF_TDM_WORD_POS_X_Y * 32 bits of UNIPERIF_TDM_WORD_POS_X_Y register shall be set in 1 shot */ #define UNIPERIF_TDM_WORD_POS_1_2_OFFSET(ip) 0x013c #define UNIPERIF_TDM_WORD_POS_3_4_OFFSET(ip) 0x0140 #define UNIPERIF_TDM_WORD_POS_5_6_OFFSET(ip) 0x0144 #define UNIPERIF_TDM_WORD_POS_7_8_OFFSET(ip) 0x0148 #define GET_UNIPERIF_TDM_WORD_POS(ip, words) \ readl_relaxed(ip->base + UNIPERIF_TDM_WORD_POS_##words##_OFFSET(ip)) #define SET_UNIPERIF_TDM_WORD_POS(ip, words, value) \ writel_relaxed(value, ip->base + \ UNIPERIF_TDM_WORD_POS_##words##_OFFSET(ip)) /* * uniperipheral IP capabilities */ #define UNIPERIF_FIFO_SIZE 70 /* FIFO is 70 cells deep */ #define UNIPERIF_FIFO_FRAMES 4 /* FDMA trigger limit in frames */ #define UNIPERIF_TYPE_IS_HDMI(p) \ ((p)->type == SND_ST_UNIPERIF_TYPE_HDMI) #define UNIPERIF_TYPE_IS_PCM(p) \ ((p)->type == SND_ST_UNIPERIF_TYPE_PCM) #define UNIPERIF_TYPE_IS_SPDIF(p) \ ((p)->type == SND_ST_UNIPERIF_TYPE_SPDIF) #define UNIPERIF_TYPE_IS_IEC958(p) \ (UNIPERIF_TYPE_IS_HDMI(p) || \ UNIPERIF_TYPE_IS_SPDIF(p)) #define UNIPERIF_TYPE_IS_TDM(p) \ ((p)->type == SND_ST_UNIPERIF_TYPE_TDM) /* * Uniperipheral IP revisions */ enum uniperif_version { SND_ST_UNIPERIF_VERSION_UNKNOWN, /* SASG1 (Orly), Newman */ SND_ST_UNIPERIF_VERSION_C6AUD0_UNI_1_0, /* SASC1, SASG2 (Orly2) */ SND_ST_UNIPERIF_VERSION_UNI_PLR_1_0, /* SASC1, SASG2 (Orly2), TELSS, Cannes */ SND_ST_UNIPERIF_VERSION_UNI_RDR_1_0, /* TELSS (SASC1) */ SND_ST_UNIPERIF_VERSION_TDM_PLR_1_0, /* Cannes/Monaco */ SND_ST_UNIPERIF_VERSION_UNI_PLR_TOP_1_0 }; enum uniperif_type { SND_ST_UNIPERIF_TYPE_NONE = 0x00, SND_ST_UNIPERIF_TYPE_HDMI = 0x01, SND_ST_UNIPERIF_TYPE_PCM = 0x02, SND_ST_UNIPERIF_TYPE_SPDIF = 0x04, SND_ST_UNIPERIF_TYPE_TDM = 0x08 }; enum uniperif_state { UNIPERIF_STATE_STOPPED, UNIPERIF_STATE_STARTED, UNIPERIF_STATE_STANDBY, UNIPERIF_STATE_UNDERFLOW, UNIPERIF_STATE_OVERFLOW = UNIPERIF_STATE_UNDERFLOW, UNIPERIF_STATE_XRUN }; enum uniperif_iec958_encoding_mode { UNIPERIF_IEC958_ENCODING_MODE_PCM, UNIPERIF_IEC958_ENCODING_MODE_ENCODED }; enum uniperif_word_pos { WORD_1_2, WORD_3_4, WORD_5_6, WORD_7_8, WORD_MAX }; struct uniperif_iec958_settings { enum uniperif_iec958_encoding_mode encoding_mode; struct snd_aes_iec958 iec958; }; struct dai_tdm_slot { unsigned int mask; int slots; int slot_width; unsigned int avail_slots; }; struct uniperif { /* System information */ enum uniperif_type type; int underflow_enabled; /* Underflow recovery mode */ struct device *dev; int id; /* instance value of the uniperipheral IP */ int ver; /* IP version, used by register access macros */ struct regmap_field *clk_sel; struct regmap_field *valid_sel; spinlock_t irq_lock; /* use to prevent race condition with IRQ */ /* capabilities */ const struct snd_pcm_hardware *hw; /* Resources */ struct resource *mem_region; void __iomem *base; unsigned long fifo_phys_address; int irq; /* Clocks */ struct clk *clk; int mclk; int clk_adj; /* Runtime data */ enum uniperif_state state; struct snd_pcm_substream *substream; /* Specific to IEC958 player */ struct uniperif_iec958_settings stream_settings; struct mutex ctrl_lock; /* For resource updated by stream and controls*/ /*alsa ctrl*/ struct snd_kcontrol_new *snd_ctrls; int num_ctrls; /* dai properties */ unsigned int daifmt; struct dai_tdm_slot tdm_slot; /* DAI callbacks */ const struct snd_soc_dai_ops *dai_ops; }; struct sti_uniperiph_dai { int stream; struct uniperif *uni; struct snd_dmaengine_dai_dma_data dma_data; }; struct sti_uniperiph_data { struct platform_device *pdev; struct snd_soc_dai_driver *dai; struct sti_uniperiph_dai dai_data; }; static __maybe_unused const struct snd_pcm_hardware uni_tdm_hw = { .info = SNDRV_PCM_INFO_INTERLEAVED | SNDRV_PCM_INFO_BLOCK_TRANSFER | SNDRV_PCM_INFO_PAUSE | SNDRV_PCM_INFO_MMAP | SNDRV_PCM_INFO_MMAP_VALID, .formats = SNDRV_PCM_FMTBIT_S32_LE | SNDRV_PCM_FMTBIT_S16_LE, .rates = SNDRV_PCM_RATE_CONTINUOUS, .rate_min = 8000, .rate_max = 48000, .channels_min = 1, .channels_max = 32, .periods_min = 2, .periods_max = 10, .period_bytes_min = 128, .period_bytes_max = 64 * PAGE_SIZE, .buffer_bytes_max = 256 * PAGE_SIZE }; /* uniperiph player*/ int uni_player_init(struct platform_device *pdev, struct uniperif *player); int uni_player_resume(struct uniperif *player); /* uniperiph reader */ int uni_reader_init(struct platform_device *pdev, struct uniperif *reader); /* common */ int sti_uniperiph_dai_probe(struct snd_soc_dai *dai); int sti_uniperiph_dai_set_fmt(struct snd_soc_dai *dai, unsigned int fmt); int sti_uniperiph_dai_hw_params(struct snd_pcm_substream *substream, struct snd_pcm_hw_params *params, struct snd_soc_dai *dai); static inline int sti_uniperiph_get_user_frame_size( struct snd_pcm_runtime *runtime) { return (runtime->channels * snd_pcm_format_width(runtime->format) / 8); } static inline int sti_uniperiph_get_unip_tdm_frame_size(struct uniperif *uni) { return (uni->tdm_slot.slots * uni->tdm_slot.slot_width / 8); } int sti_uniperiph_reset(struct uniperif *uni); int sti_uniperiph_set_tdm_slot(struct snd_soc_dai *dai, unsigned int tx_mask, unsigned int rx_mask, int slots, int slot_width); int sti_uniperiph_get_tdm_word_pos(struct uniperif *uni, unsigned int *word_pos); int sti_uniperiph_fix_tdm_chan(struct snd_pcm_hw_params *params, struct snd_pcm_hw_rule *rule); int sti_uniperiph_fix_tdm_format(struct snd_pcm_hw_params *params, struct snd_pcm_hw_rule *rule); #endif
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with Cregit http://github.com/cregit/cregit
Version 2.0-RC1