| Author | Tokens | Token Proportion | Commits | Commit Proportion |
|---|---|---|---|---|
| Chen-Yu Tsai | 3221 | 36.59% | 16 | 25.81% |
| Emilio López | 2596 | 29.49% | 1 | 1.61% |
| Ryan Walklin | 878 | 9.97% | 1 | 1.61% |
| Danny Milosavljevic | 736 | 8.36% | 10 | 16.13% |
| Maxime Ripard | 477 | 5.42% | 2 | 3.23% |
| Icenowy Zheng | 278 | 3.16% | 1 | 1.61% |
| Kuninori Morimoto | 202 | 2.29% | 8 | 12.90% |
| Hans de Goede | 150 | 1.70% | 3 | 4.84% |
| Marcus Cooper | 135 | 1.53% | 2 | 3.23% |
| Andrea Bondavalli | 30 | 0.34% | 2 | 3.23% |
| Bastian Germann | 30 | 0.34% | 1 | 1.61% |
| Georgii Staroselskii | 15 | 0.17% | 1 | 1.61% |
| Mikhail Rudenko | 15 | 0.17% | 2 | 3.23% |
| Li Chen | 9 | 0.10% | 1 | 1.61% |
| Adam Sampson | 8 | 0.09% | 1 | 1.61% |
| Charles Keepax | 5 | 0.06% | 1 | 1.61% |
| Ban Tao | 4 | 0.05% | 1 | 1.61% |
| Bhumika Goyal | 3 | 0.03% | 1 | 1.61% |
| Yang Yingliang | 3 | 0.03% | 1 | 1.61% |
| Jerome Brunet | 3 | 0.03% | 1 | 1.61% |
| Thomas Gleixner | 2 | 0.02% | 1 | 1.61% |
| Uwe Kleine-König | 2 | 0.02% | 2 | 3.23% |
| Randy Dunlap | 1 | 0.01% | 1 | 1.61% |
| Philipp Zabel | 1 | 0.01% | 1 | 1.61% |
| Total | 8804 | 62 |
12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066
// SPDX-License-Identifier: GPL-2.0-or-later /* * Copyright 2014 Emilio López <emilio@elopez.com.ar> * Copyright 2014 Jon Smirl <jonsmirl@gmail.com> * Copyright 2015 Maxime Ripard <maxime.ripard@free-electrons.com> * Copyright 2015 Adam Sampson <ats@offog.org> * Copyright 2016 Chen-Yu Tsai <wens@csie.org> * * Based on the Allwinner SDK driver, released under the GPL. */ #include <linux/init.h> #include <linux/kernel.h> #include <linux/module.h> #include <linux/platform_device.h> #include <linux/delay.h> #include <linux/slab.h> #include <linux/clk.h> #include <linux/regmap.h> #include <linux/reset.h> #include <linux/gpio/consumer.h> #include <sound/core.h> #include <sound/pcm.h> #include <sound/pcm_params.h> #include <sound/soc.h> #include <sound/tlv.h> #include <sound/initval.h> #include <sound/dmaengine_pcm.h> /* Codec DAC digital controls and FIFO registers */ #define SUN4I_CODEC_DAC_DPC (0x00) #define SUN4I_CODEC_DAC_DPC_EN_DA (31) #define SUN4I_CODEC_DAC_DPC_DVOL (12) #define SUN4I_CODEC_DAC_FIFOC (0x04) #define SUN4I_CODEC_DAC_FIFOC_DAC_FS (29) #define SUN4I_CODEC_DAC_FIFOC_FIR_VERSION (28) #define SUN4I_CODEC_DAC_FIFOC_SEND_LASAT (26) #define SUN4I_CODEC_DAC_FIFOC_TX_FIFO_MODE (24) #define SUN4I_CODEC_DAC_FIFOC_DRQ_CLR_CNT (21) #define SUN4I_CODEC_DAC_FIFOC_TX_TRIG_LEVEL (8) #define SUN4I_CODEC_DAC_FIFOC_MONO_EN (6) #define SUN4I_CODEC_DAC_FIFOC_TX_SAMPLE_BITS (5) #define SUN4I_CODEC_DAC_FIFOC_DAC_DRQ_EN (4) #define SUN4I_CODEC_DAC_FIFOC_FIFO_FLUSH (0) #define SUN4I_CODEC_DAC_FIFOS (0x08) #define SUN4I_CODEC_DAC_TXDATA (0x0c) /* Codec DAC side analog signal controls */ #define SUN4I_CODEC_DAC_ACTL (0x10) #define SUN4I_CODEC_DAC_ACTL_DACAENR (31) #define SUN4I_CODEC_DAC_ACTL_DACAENL (30) #define SUN4I_CODEC_DAC_ACTL_MIXEN (29) #define SUN4I_CODEC_DAC_ACTL_LNG (26) #define SUN4I_CODEC_DAC_ACTL_FMG (23) #define SUN4I_CODEC_DAC_ACTL_MICG (20) #define SUN4I_CODEC_DAC_ACTL_LLNS (19) #define SUN4I_CODEC_DAC_ACTL_RLNS (18) #define SUN4I_CODEC_DAC_ACTL_LFMS (17) #define SUN4I_CODEC_DAC_ACTL_RFMS (16) #define SUN4I_CODEC_DAC_ACTL_LDACLMIXS (15) #define SUN4I_CODEC_DAC_ACTL_RDACRMIXS (14) #define SUN4I_CODEC_DAC_ACTL_LDACRMIXS (13) #define SUN4I_CODEC_DAC_ACTL_MIC1LS (12) #define SUN4I_CODEC_DAC_ACTL_MIC1RS (11) #define SUN4I_CODEC_DAC_ACTL_MIC2LS (10) #define SUN4I_CODEC_DAC_ACTL_MIC2RS (9) #define SUN4I_CODEC_DAC_ACTL_DACPAS (8) #define SUN4I_CODEC_DAC_ACTL_MIXPAS (7) #define SUN4I_CODEC_DAC_ACTL_PA_MUTE (6) #define SUN4I_CODEC_DAC_ACTL_PA_VOL (0) #define SUN4I_CODEC_DAC_TUNE (0x14) #define SUN4I_CODEC_DAC_DEBUG (0x18) /* Codec ADC digital controls and FIFO registers */ #define SUN4I_CODEC_ADC_FIFOC (0x1c) #define SUN4I_CODEC_ADC_FIFOC_ADC_FS (29) #define SUN4I_CODEC_ADC_FIFOC_EN_AD (28) #define SUN4I_CODEC_ADC_FIFOC_RX_FIFO_MODE (24) #define SUN4I_CODEC_ADC_FIFOC_RX_TRIG_LEVEL (8) #define SUN4I_CODEC_ADC_FIFOC_MONO_EN (7) #define SUN4I_CODEC_ADC_FIFOC_RX_SAMPLE_BITS (6) #define SUN4I_CODEC_ADC_FIFOC_ADC_DRQ_EN (4) #define SUN4I_CODEC_ADC_FIFOC_FIFO_FLUSH (0) #define SUN4I_CODEC_ADC_FIFOS (0x20) #define SUN4I_CODEC_ADC_RXDATA (0x24) /* Codec ADC side analog signal controls */ #define SUN4I_CODEC_ADC_ACTL (0x28) #define SUN4I_CODEC_ADC_ACTL_ADC_R_EN (31) #define SUN4I_CODEC_ADC_ACTL_ADC_L_EN (30) #define SUN4I_CODEC_ADC_ACTL_PREG1EN (29) #define SUN4I_CODEC_ADC_ACTL_PREG2EN (28) #define SUN4I_CODEC_ADC_ACTL_VMICEN (27) #define SUN4I_CODEC_ADC_ACTL_PREG1 (25) #define SUN4I_CODEC_ADC_ACTL_PREG2 (23) #define SUN4I_CODEC_ADC_ACTL_VADCG (20) #define SUN4I_CODEC_ADC_ACTL_ADCIS (17) #define SUN4I_CODEC_ADC_ACTL_LNPREG (13) #define SUN4I_CODEC_ADC_ACTL_PA_EN (4) #define SUN4I_CODEC_ADC_ACTL_DDE (3) #define SUN4I_CODEC_ADC_DEBUG (0x2c) /* FIFO counters */ #define SUN4I_CODEC_DAC_TXCNT (0x30) #define SUN4I_CODEC_ADC_RXCNT (0x34) /* Calibration register (sun7i only) */ #define SUN7I_CODEC_AC_DAC_CAL (0x38) /* Microphone controls (sun7i only) */ #define SUN7I_CODEC_AC_MIC_PHONE_CAL (0x3c) #define SUN7I_CODEC_AC_MIC_PHONE_CAL_PREG1 (29) #define SUN7I_CODEC_AC_MIC_PHONE_CAL_PREG2 (26) /* * sun6i specific registers * * sun6i shares the same digital control and FIFO registers as sun4i, * but only the DAC digital controls are at the same offset. The others * have been moved around to accommodate extra analog controls. */ /* Codec DAC digital controls and FIFO registers */ #define SUN6I_CODEC_ADC_FIFOC (0x10) #define SUN6I_CODEC_ADC_FIFOC_EN_AD (28) #define SUN6I_CODEC_ADC_FIFOS (0x14) #define SUN6I_CODEC_ADC_RXDATA (0x18) /* Output mixer and gain controls */ #define SUN6I_CODEC_OM_DACA_CTRL (0x20) #define SUN6I_CODEC_OM_DACA_CTRL_DACAREN (31) #define SUN6I_CODEC_OM_DACA_CTRL_DACALEN (30) #define SUN6I_CODEC_OM_DACA_CTRL_RMIXEN (29) #define SUN6I_CODEC_OM_DACA_CTRL_LMIXEN (28) #define SUN6I_CODEC_OM_DACA_CTRL_RMIX_MIC1 (23) #define SUN6I_CODEC_OM_DACA_CTRL_RMIX_MIC2 (22) #define SUN6I_CODEC_OM_DACA_CTRL_RMIX_PHONE (21) #define SUN6I_CODEC_OM_DACA_CTRL_RMIX_PHONEP (20) #define SUN6I_CODEC_OM_DACA_CTRL_RMIX_LINEINR (19) #define SUN6I_CODEC_OM_DACA_CTRL_RMIX_DACR (18) #define SUN6I_CODEC_OM_DACA_CTRL_RMIX_DACL (17) #define SUN6I_CODEC_OM_DACA_CTRL_LMIX_MIC1 (16) #define SUN6I_CODEC_OM_DACA_CTRL_LMIX_MIC2 (15) #define SUN6I_CODEC_OM_DACA_CTRL_LMIX_PHONE (14) #define SUN6I_CODEC_OM_DACA_CTRL_LMIX_PHONEN (13) #define SUN6I_CODEC_OM_DACA_CTRL_LMIX_LINEINL (12) #define SUN6I_CODEC_OM_DACA_CTRL_LMIX_DACL (11) #define SUN6I_CODEC_OM_DACA_CTRL_LMIX_DACR (10) #define SUN6I_CODEC_OM_DACA_CTRL_RHPIS (9) #define SUN6I_CODEC_OM_DACA_CTRL_LHPIS (8) #define SUN6I_CODEC_OM_DACA_CTRL_RHPPAMUTE (7) #define SUN6I_CODEC_OM_DACA_CTRL_LHPPAMUTE (6) #define SUN6I_CODEC_OM_DACA_CTRL_HPVOL (0) #define SUN6I_CODEC_OM_PA_CTRL (0x24) #define SUN6I_CODEC_OM_PA_CTRL_HPPAEN (31) #define SUN6I_CODEC_OM_PA_CTRL_HPCOM_CTL (29) #define SUN6I_CODEC_OM_PA_CTRL_COMPTEN (28) #define SUN6I_CODEC_OM_PA_CTRL_MIC1G (15) #define SUN6I_CODEC_OM_PA_CTRL_MIC2G (12) #define SUN6I_CODEC_OM_PA_CTRL_LINEING (9) #define SUN6I_CODEC_OM_PA_CTRL_PHONEG (6) #define SUN6I_CODEC_OM_PA_CTRL_PHONEPG (3) #define SUN6I_CODEC_OM_PA_CTRL_PHONENG (0) /* Microphone, line out and phone out controls */ #define SUN6I_CODEC_MIC_CTRL (0x28) #define SUN6I_CODEC_MIC_CTRL_HBIASEN (31) #define SUN6I_CODEC_MIC_CTRL_MBIASEN (30) #define SUN6I_CODEC_MIC_CTRL_MIC1AMPEN (28) #define SUN6I_CODEC_MIC_CTRL_MIC1BOOST (25) #define SUN6I_CODEC_MIC_CTRL_MIC2AMPEN (24) #define SUN6I_CODEC_MIC_CTRL_MIC2BOOST (21) #define SUN6I_CODEC_MIC_CTRL_MIC2SLT (20) #define SUN6I_CODEC_MIC_CTRL_LINEOUTLEN (19) #define SUN6I_CODEC_MIC_CTRL_LINEOUTREN (18) #define SUN6I_CODEC_MIC_CTRL_LINEOUTLSRC (17) #define SUN6I_CODEC_MIC_CTRL_LINEOUTRSRC (16) #define SUN6I_CODEC_MIC_CTRL_LINEOUTVC (11) #define SUN6I_CODEC_MIC_CTRL_PHONEPREG (8) /* ADC mixer controls */ #define SUN6I_CODEC_ADC_ACTL (0x2c) #define SUN6I_CODEC_ADC_ACTL_ADCREN (31) #define SUN6I_CODEC_ADC_ACTL_ADCLEN (30) #define SUN6I_CODEC_ADC_ACTL_ADCRG (27) #define SUN6I_CODEC_ADC_ACTL_ADCLG (24) #define SUN6I_CODEC_ADC_ACTL_RADCMIX_MIC1 (13) #define SUN6I_CODEC_ADC_ACTL_RADCMIX_MIC2 (12) #define SUN6I_CODEC_ADC_ACTL_RADCMIX_PHONE (11) #define SUN6I_CODEC_ADC_ACTL_RADCMIX_PHONEP (10) #define SUN6I_CODEC_ADC_ACTL_RADCMIX_LINEINR (9) #define SUN6I_CODEC_ADC_ACTL_RADCMIX_OMIXR (8) #define SUN6I_CODEC_ADC_ACTL_RADCMIX_OMIXL (7) #define SUN6I_CODEC_ADC_ACTL_LADCMIX_MIC1 (6) #define SUN6I_CODEC_ADC_ACTL_LADCMIX_MIC2 (5) #define SUN6I_CODEC_ADC_ACTL_LADCMIX_PHONE (4) #define SUN6I_CODEC_ADC_ACTL_LADCMIX_PHONEN (3) #define SUN6I_CODEC_ADC_ACTL_LADCMIX_LINEINL (2) #define SUN6I_CODEC_ADC_ACTL_LADCMIX_OMIXL (1) #define SUN6I_CODEC_ADC_ACTL_LADCMIX_OMIXR (0) /* Analog performance tuning controls */ #define SUN6I_CODEC_ADDA_TUNE (0x30) /* Calibration controls */ #define SUN6I_CODEC_CALIBRATION (0x34) /* FIFO counters */ #define SUN6I_CODEC_DAC_TXCNT (0x40) #define SUN6I_CODEC_ADC_RXCNT (0x44) /* headset jack detection and button support registers */ #define SUN6I_CODEC_HMIC_CTL (0x50) #define SUN6I_CODEC_HMIC_DATA (0x54) /* TODO sun6i DAP (Digital Audio Processing) bits */ /* FIFO counters moved on A23 */ #define SUN8I_A23_CODEC_DAC_TXCNT (0x1c) #define SUN8I_A23_CODEC_ADC_RXCNT (0x20) /* TX FIFO moved on H3 */ #define SUN8I_H3_CODEC_DAC_TXDATA (0x20) #define SUN8I_H3_CODEC_DAC_DBG (0x48) #define SUN8I_H3_CODEC_ADC_DBG (0x4c) /* H616 specific registers */ #define SUN50I_H616_CODEC_DAC_FIFOC (0x10) #define SUN50I_DAC_FIFO_STA (0x14) #define SUN50I_DAC_TXE_INT (3) #define SUN50I_DAC_TXU_INT (2) #define SUN50I_DAC_TXO_INT (1) #define SUN50I_DAC_CNT (0x24) #define SUN50I_DAC_DG_REG (0x28) #define SUN50I_DAC_DAP_CTL (0xf0) #define SUN50I_H616_DAC_AC_DAC_REG (0x310) #define SUN50I_H616_DAC_LEN (15) #define SUN50I_H616_DAC_REN (14) #define SUN50I_H616_LINEOUTL_EN (13) #define SUN50I_H616_LMUTE (12) #define SUN50I_H616_LINEOUTR_EN (11) #define SUN50I_H616_RMUTE (10) #define SUN50I_H616_RSWITCH (9) #define SUN50I_H616_RAMPEN (8) #define SUN50I_H616_LINEOUTL_SEL (6) #define SUN50I_H616_LINEOUTR_SEL (5) #define SUN50I_H616_LINEOUT_VOL (0) #define SUN50I_H616_DAC_AC_MIXER_REG (0x314) #define SUN50I_H616_LMIX_LDAC (21) #define SUN50I_H616_LMIX_RDAC (20) #define SUN50I_H616_RMIX_RDAC (17) #define SUN50I_H616_RMIX_LDAC (16) #define SUN50I_H616_LMIXEN (11) #define SUN50I_H616_RMIXEN (10) #define SUN50I_H616_DAC_AC_RAMP_REG (0x31c) #define SUN50I_H616_RAMP_STEP (4) #define SUN50I_H616_RDEN (0) /* TODO H3 DAP (Digital Audio Processing) bits */ struct sun4i_codec { struct device *dev; struct regmap *regmap; struct clk *clk_apb; struct clk *clk_module; struct reset_control *rst; struct gpio_desc *gpio_pa; /* ADC_FIFOC register is at different offset on different SoCs */ struct regmap_field *reg_adc_fifoc; /* DAC_FIFOC register is at different offset on different SoCs */ struct regmap_field *reg_dac_fifoc; struct snd_dmaengine_dai_dma_data capture_dma_data; struct snd_dmaengine_dai_dma_data playback_dma_data; }; static void sun4i_codec_start_playback(struct sun4i_codec *scodec) { /* Flush TX FIFO */ regmap_field_set_bits(scodec->reg_dac_fifoc, BIT(SUN4I_CODEC_DAC_FIFOC_FIFO_FLUSH)); /* Enable DAC DRQ */ regmap_field_set_bits(scodec->reg_dac_fifoc, BIT(SUN4I_CODEC_DAC_FIFOC_DAC_DRQ_EN)); } static void sun4i_codec_stop_playback(struct sun4i_codec *scodec) { /* Disable DAC DRQ */ regmap_field_clear_bits(scodec->reg_dac_fifoc, BIT(SUN4I_CODEC_DAC_FIFOC_DAC_DRQ_EN)); } static void sun4i_codec_start_capture(struct sun4i_codec *scodec) { /* Enable ADC DRQ */ regmap_field_set_bits(scodec->reg_adc_fifoc, BIT(SUN4I_CODEC_ADC_FIFOC_ADC_DRQ_EN)); } static void sun4i_codec_stop_capture(struct sun4i_codec *scodec) { /* Disable ADC DRQ */ regmap_field_clear_bits(scodec->reg_adc_fifoc, BIT(SUN4I_CODEC_ADC_FIFOC_ADC_DRQ_EN)); } static int sun4i_codec_trigger(struct snd_pcm_substream *substream, int cmd, struct snd_soc_dai *dai) { struct snd_soc_pcm_runtime *rtd = snd_soc_substream_to_rtd(substream); struct sun4i_codec *scodec = snd_soc_card_get_drvdata(rtd->card); switch (cmd) { case SNDRV_PCM_TRIGGER_START: case SNDRV_PCM_TRIGGER_RESUME: case SNDRV_PCM_TRIGGER_PAUSE_RELEASE: if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) sun4i_codec_start_playback(scodec); else sun4i_codec_start_capture(scodec); break; case SNDRV_PCM_TRIGGER_STOP: case SNDRV_PCM_TRIGGER_SUSPEND: case SNDRV_PCM_TRIGGER_PAUSE_PUSH: if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) sun4i_codec_stop_playback(scodec); else sun4i_codec_stop_capture(scodec); break; default: return -EINVAL; } return 0; } static int sun4i_codec_prepare_capture(struct snd_pcm_substream *substream, struct snd_soc_dai *dai) { struct snd_soc_pcm_runtime *rtd = snd_soc_substream_to_rtd(substream); struct sun4i_codec *scodec = snd_soc_card_get_drvdata(rtd->card); /* Flush RX FIFO */ regmap_field_set_bits(scodec->reg_adc_fifoc, BIT(SUN4I_CODEC_ADC_FIFOC_FIFO_FLUSH)); /* Set RX FIFO trigger level */ regmap_field_update_bits(scodec->reg_adc_fifoc, 0xf << SUN4I_CODEC_ADC_FIFOC_RX_TRIG_LEVEL, 0x7 << SUN4I_CODEC_ADC_FIFOC_RX_TRIG_LEVEL); /* * FIXME: Undocumented in the datasheet, but * Allwinner's code mentions that it is * related to microphone gain */ if (of_device_is_compatible(scodec->dev->of_node, "allwinner,sun4i-a10-codec") || of_device_is_compatible(scodec->dev->of_node, "allwinner,sun7i-a20-codec")) { regmap_update_bits(scodec->regmap, SUN4I_CODEC_ADC_ACTL, 0x3 << 25, 0x1 << 25); } if (of_device_is_compatible(scodec->dev->of_node, "allwinner,sun7i-a20-codec")) /* FIXME: Undocumented bits */ regmap_update_bits(scodec->regmap, SUN4I_CODEC_DAC_TUNE, 0x3 << 8, 0x1 << 8); return 0; } static int sun4i_codec_prepare_playback(struct snd_pcm_substream *substream, struct snd_soc_dai *dai) { struct snd_soc_pcm_runtime *rtd = snd_soc_substream_to_rtd(substream); struct sun4i_codec *scodec = snd_soc_card_get_drvdata(rtd->card); u32 val; /* Flush the TX FIFO */ regmap_field_set_bits(scodec->reg_dac_fifoc, BIT(SUN4I_CODEC_DAC_FIFOC_FIFO_FLUSH)); /* Set TX FIFO Empty Trigger Level */ regmap_field_update_bits(scodec->reg_dac_fifoc, 0x3f << SUN4I_CODEC_DAC_FIFOC_TX_TRIG_LEVEL, 0xf << SUN4I_CODEC_DAC_FIFOC_TX_TRIG_LEVEL); if (substream->runtime->rate > 32000) /* Use 64 bits FIR filter */ val = 0; else /* Use 32 bits FIR filter */ val = BIT(SUN4I_CODEC_DAC_FIFOC_FIR_VERSION); regmap_field_update_bits(scodec->reg_dac_fifoc, BIT(SUN4I_CODEC_DAC_FIFOC_FIR_VERSION), val); /* Send zeros when we have an underrun */ regmap_field_clear_bits(scodec->reg_dac_fifoc, BIT(SUN4I_CODEC_DAC_FIFOC_SEND_LASAT)); return 0; }; static int sun4i_codec_prepare(struct snd_pcm_substream *substream, struct snd_soc_dai *dai) { if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) return sun4i_codec_prepare_playback(substream, dai); return sun4i_codec_prepare_capture(substream, dai); } static unsigned long sun4i_codec_get_mod_freq(struct snd_pcm_hw_params *params) { unsigned int rate = params_rate(params); switch (rate) { case 176400: case 88200: case 44100: case 33075: case 22050: case 14700: case 11025: case 7350: return 22579200; case 192000: case 96000: case 48000: case 32000: case 24000: case 16000: case 12000: case 8000: return 24576000; default: return 0; } } static int sun4i_codec_get_hw_rate(struct snd_pcm_hw_params *params) { unsigned int rate = params_rate(params); switch (rate) { case 192000: case 176400: return 6; case 96000: case 88200: return 7; case 48000: case 44100: return 0; case 32000: case 33075: return 1; case 24000: case 22050: return 2; case 16000: case 14700: return 3; case 12000: case 11025: return 4; case 8000: case 7350: return 5; default: return -EINVAL; } } static int sun4i_codec_hw_params_capture(struct sun4i_codec *scodec, struct snd_pcm_hw_params *params, unsigned int hwrate) { /* Set ADC sample rate */ regmap_field_update_bits(scodec->reg_adc_fifoc, 7 << SUN4I_CODEC_ADC_FIFOC_ADC_FS, hwrate << SUN4I_CODEC_ADC_FIFOC_ADC_FS); /* Set the number of channels we want to use */ if (params_channels(params) == 1) regmap_field_set_bits(scodec->reg_adc_fifoc, BIT(SUN4I_CODEC_ADC_FIFOC_MONO_EN)); else regmap_field_clear_bits(scodec->reg_adc_fifoc, BIT(SUN4I_CODEC_ADC_FIFOC_MONO_EN)); /* Set the number of sample bits to either 16 or 24 bits */ if (hw_param_interval(params, SNDRV_PCM_HW_PARAM_SAMPLE_BITS)->min == 32) { regmap_field_set_bits(scodec->reg_adc_fifoc, BIT(SUN4I_CODEC_ADC_FIFOC_RX_SAMPLE_BITS)); regmap_field_clear_bits(scodec->reg_adc_fifoc, BIT(SUN4I_CODEC_ADC_FIFOC_RX_FIFO_MODE)); scodec->capture_dma_data.addr_width = DMA_SLAVE_BUSWIDTH_4_BYTES; } else { regmap_field_clear_bits(scodec->reg_adc_fifoc, BIT(SUN4I_CODEC_ADC_FIFOC_RX_SAMPLE_BITS)); /* Fill most significant bits with valid data MSB */ regmap_field_set_bits(scodec->reg_adc_fifoc, BIT(SUN4I_CODEC_ADC_FIFOC_RX_FIFO_MODE)); scodec->capture_dma_data.addr_width = DMA_SLAVE_BUSWIDTH_2_BYTES; } return 0; } static int sun4i_codec_hw_params_playback(struct sun4i_codec *scodec, struct snd_pcm_hw_params *params, unsigned int hwrate) { u32 val; /* Set DAC sample rate */ regmap_field_update_bits(scodec->reg_dac_fifoc, 7 << SUN4I_CODEC_DAC_FIFOC_DAC_FS, hwrate << SUN4I_CODEC_DAC_FIFOC_DAC_FS); /* Set the number of channels we want to use */ if (params_channels(params) == 1) val = BIT(SUN4I_CODEC_DAC_FIFOC_MONO_EN); else val = 0; regmap_field_update_bits(scodec->reg_dac_fifoc, BIT(SUN4I_CODEC_DAC_FIFOC_MONO_EN), val); /* Set the number of sample bits to either 16 or 24 bits */ if (hw_param_interval(params, SNDRV_PCM_HW_PARAM_SAMPLE_BITS)->min == 32) { regmap_field_set_bits(scodec->reg_dac_fifoc, BIT(SUN4I_CODEC_DAC_FIFOC_TX_SAMPLE_BITS)); /* Set TX FIFO mode to padding the LSBs with 0 */ regmap_field_clear_bits(scodec->reg_dac_fifoc, BIT(SUN4I_CODEC_DAC_FIFOC_TX_FIFO_MODE)); scodec->playback_dma_data.addr_width = DMA_SLAVE_BUSWIDTH_4_BYTES; } else { regmap_field_clear_bits(scodec->reg_dac_fifoc, BIT(SUN4I_CODEC_DAC_FIFOC_TX_SAMPLE_BITS)); /* Set TX FIFO mode to repeat the MSB */ regmap_field_set_bits(scodec->reg_dac_fifoc, BIT(SUN4I_CODEC_DAC_FIFOC_TX_FIFO_MODE)); scodec->playback_dma_data.addr_width = DMA_SLAVE_BUSWIDTH_2_BYTES; } return 0; } static int sun4i_codec_hw_params(struct snd_pcm_substream *substream, struct snd_pcm_hw_params *params, struct snd_soc_dai *dai) { struct snd_soc_pcm_runtime *rtd = snd_soc_substream_to_rtd(substream); struct sun4i_codec *scodec = snd_soc_card_get_drvdata(rtd->card); unsigned long clk_freq; int ret, hwrate; clk_freq = sun4i_codec_get_mod_freq(params); if (!clk_freq) return -EINVAL; ret = clk_set_rate(scodec->clk_module, clk_freq); if (ret) return ret; hwrate = sun4i_codec_get_hw_rate(params); if (hwrate < 0) return hwrate; if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) return sun4i_codec_hw_params_playback(scodec, params, hwrate); return sun4i_codec_hw_params_capture(scodec, params, hwrate); } static int sun4i_codec_startup(struct snd_pcm_substream *substream, struct snd_soc_dai *dai) { struct snd_soc_pcm_runtime *rtd = snd_soc_substream_to_rtd(substream); struct sun4i_codec *scodec = snd_soc_card_get_drvdata(rtd->card); /* * Stop issuing DRQ when we have room for less than 16 samples * in our TX FIFO */ regmap_field_set_bits(scodec->reg_dac_fifoc, 3 << SUN4I_CODEC_DAC_FIFOC_DRQ_CLR_CNT); return clk_prepare_enable(scodec->clk_module); } static void sun4i_codec_shutdown(struct snd_pcm_substream *substream, struct snd_soc_dai *dai) { struct snd_soc_pcm_runtime *rtd = snd_soc_substream_to_rtd(substream); struct sun4i_codec *scodec = snd_soc_card_get_drvdata(rtd->card); clk_disable_unprepare(scodec->clk_module); } static const struct snd_soc_dai_ops sun4i_codec_dai_ops = { .startup = sun4i_codec_startup, .shutdown = sun4i_codec_shutdown, .trigger = sun4i_codec_trigger, .hw_params = sun4i_codec_hw_params, .prepare = sun4i_codec_prepare, }; #define SUN4I_CODEC_RATES ( \ SNDRV_PCM_RATE_8000_48000 | \ SNDRV_PCM_RATE_12000 | \ SNDRV_PCM_RATE_24000 | \ SNDRV_PCM_RATE_96000 | \ SNDRV_PCM_RATE_192000) static struct snd_soc_dai_driver sun4i_codec_dai = { .name = "Codec", .ops = &sun4i_codec_dai_ops, .playback = { .stream_name = "Codec Playback", .channels_min = 1, .channels_max = 2, .rate_min = 8000, .rate_max = 192000, .rates = SUN4I_CODEC_RATES, .formats = SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S32_LE, .sig_bits = 24, }, .capture = { .stream_name = "Codec Capture", .channels_min = 1, .channels_max = 2, .rate_min = 8000, .rate_max = 48000, .rates = SUN4I_CODEC_RATES, .formats = SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S32_LE, .sig_bits = 24, }, }; /*** sun4i Codec ***/ static const struct snd_kcontrol_new sun4i_codec_pa_mute = SOC_DAPM_SINGLE("Switch", SUN4I_CODEC_DAC_ACTL, SUN4I_CODEC_DAC_ACTL_PA_MUTE, 1, 0); static DECLARE_TLV_DB_SCALE(sun4i_codec_pa_volume_scale, -6300, 100, 1); static DECLARE_TLV_DB_SCALE(sun4i_codec_linein_loopback_gain_scale, -150, 150, 0); static DECLARE_TLV_DB_SCALE(sun4i_codec_linein_preamp_gain_scale, -1200, 300, 0); static DECLARE_TLV_DB_SCALE(sun4i_codec_fmin_loopback_gain_scale, -450, 150, 0); static DECLARE_TLV_DB_SCALE(sun4i_codec_micin_loopback_gain_scale, -450, 150, 0); static DECLARE_TLV_DB_RANGE(sun4i_codec_micin_preamp_gain_scale, 0, 0, TLV_DB_SCALE_ITEM(0, 0, 0), 1, 7, TLV_DB_SCALE_ITEM(3500, 300, 0)); static DECLARE_TLV_DB_RANGE(sun7i_codec_micin_preamp_gain_scale, 0, 0, TLV_DB_SCALE_ITEM(0, 0, 0), 1, 7, TLV_DB_SCALE_ITEM(2400, 300, 0)); static const struct snd_kcontrol_new sun4i_codec_controls[] = { SOC_SINGLE_TLV("Power Amplifier Volume", SUN4I_CODEC_DAC_ACTL, SUN4I_CODEC_DAC_ACTL_PA_VOL, 0x3F, 0, sun4i_codec_pa_volume_scale), SOC_SINGLE_TLV("Line Playback Volume", SUN4I_CODEC_DAC_ACTL, SUN4I_CODEC_DAC_ACTL_LNG, 1, 0, sun4i_codec_linein_loopback_gain_scale), SOC_SINGLE_TLV("Line Boost Volume", SUN4I_CODEC_ADC_ACTL, SUN4I_CODEC_ADC_ACTL_LNPREG, 7, 0, sun4i_codec_linein_preamp_gain_scale), SOC_SINGLE_TLV("FM Playback Volume", SUN4I_CODEC_DAC_ACTL, SUN4I_CODEC_DAC_ACTL_FMG, 3, 0, sun4i_codec_fmin_loopback_gain_scale), SOC_SINGLE_TLV("Mic Playback Volume", SUN4I_CODEC_DAC_ACTL, SUN4I_CODEC_DAC_ACTL_MICG, 7, 0, sun4i_codec_micin_loopback_gain_scale), SOC_SINGLE_TLV("Mic1 Boost Volume", SUN4I_CODEC_ADC_ACTL, SUN4I_CODEC_ADC_ACTL_PREG1, 3, 0, sun4i_codec_micin_preamp_gain_scale), SOC_SINGLE_TLV("Mic2 Boost Volume", SUN4I_CODEC_ADC_ACTL, SUN4I_CODEC_ADC_ACTL_PREG2, 3, 0, sun4i_codec_micin_preamp_gain_scale), }; static const struct snd_kcontrol_new sun7i_codec_controls[] = { SOC_SINGLE_TLV("Power Amplifier Volume", SUN4I_CODEC_DAC_ACTL, SUN4I_CODEC_DAC_ACTL_PA_VOL, 0x3F, 0, sun4i_codec_pa_volume_scale), SOC_SINGLE_TLV("Line Playback Volume", SUN4I_CODEC_DAC_ACTL, SUN4I_CODEC_DAC_ACTL_LNG, 1, 0, sun4i_codec_linein_loopback_gain_scale), SOC_SINGLE_TLV("Line Boost Volume", SUN4I_CODEC_ADC_ACTL, SUN4I_CODEC_ADC_ACTL_LNPREG, 7, 0, sun4i_codec_linein_preamp_gain_scale), SOC_SINGLE_TLV("FM Playback Volume", SUN4I_CODEC_DAC_ACTL, SUN4I_CODEC_DAC_ACTL_FMG, 3, 0, sun4i_codec_fmin_loopback_gain_scale), SOC_SINGLE_TLV("Mic Playback Volume", SUN4I_CODEC_DAC_ACTL, SUN4I_CODEC_DAC_ACTL_MICG, 7, 0, sun4i_codec_micin_loopback_gain_scale), SOC_SINGLE_TLV("Mic1 Boost Volume", SUN7I_CODEC_AC_MIC_PHONE_CAL, SUN7I_CODEC_AC_MIC_PHONE_CAL_PREG1, 7, 0, sun7i_codec_micin_preamp_gain_scale), SOC_SINGLE_TLV("Mic2 Boost Volume", SUN7I_CODEC_AC_MIC_PHONE_CAL, SUN7I_CODEC_AC_MIC_PHONE_CAL_PREG2, 7, 0, sun7i_codec_micin_preamp_gain_scale), }; static const struct snd_kcontrol_new sun4i_codec_mixer_controls[] = { SOC_DAPM_SINGLE("Left Mixer Left DAC Playback Switch", SUN4I_CODEC_DAC_ACTL, SUN4I_CODEC_DAC_ACTL_LDACLMIXS, 1, 0), SOC_DAPM_SINGLE("Right Mixer Right DAC Playback Switch", SUN4I_CODEC_DAC_ACTL, SUN4I_CODEC_DAC_ACTL_RDACRMIXS, 1, 0), SOC_DAPM_SINGLE("Right Mixer Left DAC Playback Switch", SUN4I_CODEC_DAC_ACTL, SUN4I_CODEC_DAC_ACTL_LDACRMIXS, 1, 0), SOC_DAPM_DOUBLE("Line Playback Switch", SUN4I_CODEC_DAC_ACTL, SUN4I_CODEC_DAC_ACTL_LLNS, SUN4I_CODEC_DAC_ACTL_RLNS, 1, 0), SOC_DAPM_DOUBLE("FM Playback Switch", SUN4I_CODEC_DAC_ACTL, SUN4I_CODEC_DAC_ACTL_LFMS, SUN4I_CODEC_DAC_ACTL_RFMS, 1, 0), SOC_DAPM_DOUBLE("Mic1 Playback Switch", SUN4I_CODEC_DAC_ACTL, SUN4I_CODEC_DAC_ACTL_MIC1LS, SUN4I_CODEC_DAC_ACTL_MIC1RS, 1, 0), SOC_DAPM_DOUBLE("Mic2 Playback Switch", SUN4I_CODEC_DAC_ACTL, SUN4I_CODEC_DAC_ACTL_MIC2LS, SUN4I_CODEC_DAC_ACTL_MIC2RS, 1, 0), }; static const struct snd_kcontrol_new sun4i_codec_pa_mixer_controls[] = { SOC_DAPM_SINGLE("DAC Playback Switch", SUN4I_CODEC_DAC_ACTL, SUN4I_CODEC_DAC_ACTL_DACPAS, 1, 0), SOC_DAPM_SINGLE("Mixer Playback Switch", SUN4I_CODEC_DAC_ACTL, SUN4I_CODEC_DAC_ACTL_MIXPAS, 1, 0), }; static const struct snd_soc_dapm_widget sun4i_codec_codec_dapm_widgets[] = { /* Digital parts of the ADCs */ SND_SOC_DAPM_SUPPLY("ADC", SUN4I_CODEC_ADC_FIFOC, SUN4I_CODEC_ADC_FIFOC_EN_AD, 0, NULL, 0), /* Digital parts of the DACs */ SND_SOC_DAPM_SUPPLY("DAC", SUN4I_CODEC_DAC_DPC, SUN4I_CODEC_DAC_DPC_EN_DA, 0, NULL, 0), /* Analog parts of the ADCs */ SND_SOC_DAPM_ADC("Left ADC", "Codec Capture", SUN4I_CODEC_ADC_ACTL, SUN4I_CODEC_ADC_ACTL_ADC_L_EN, 0), SND_SOC_DAPM_ADC("Right ADC", "Codec Capture", SUN4I_CODEC_ADC_ACTL, SUN4I_CODEC_ADC_ACTL_ADC_R_EN, 0), /* Analog parts of the DACs */ SND_SOC_DAPM_DAC("Left DAC", "Codec Playback", SUN4I_CODEC_DAC_ACTL, SUN4I_CODEC_DAC_ACTL_DACAENL, 0), SND_SOC_DAPM_DAC("Right DAC", "Codec Playback", SUN4I_CODEC_DAC_ACTL, SUN4I_CODEC_DAC_ACTL_DACAENR, 0), /* Mixers */ SND_SOC_DAPM_MIXER("Left Mixer", SND_SOC_NOPM, 0, 0, sun4i_codec_mixer_controls, ARRAY_SIZE(sun4i_codec_mixer_controls)), SND_SOC_DAPM_MIXER("Right Mixer", SND_SOC_NOPM, 0, 0, sun4i_codec_mixer_controls, ARRAY_SIZE(sun4i_codec_mixer_controls)), /* Global Mixer Enable */ SND_SOC_DAPM_SUPPLY("Mixer Enable", SUN4I_CODEC_DAC_ACTL, SUN4I_CODEC_DAC_ACTL_MIXEN, 0, NULL, 0), /* VMIC */ SND_SOC_DAPM_SUPPLY("VMIC", SUN4I_CODEC_ADC_ACTL, SUN4I_CODEC_ADC_ACTL_VMICEN, 0, NULL, 0), /* Mic Pre-Amplifiers */ SND_SOC_DAPM_PGA("MIC1 Pre-Amplifier", SUN4I_CODEC_ADC_ACTL, SUN4I_CODEC_ADC_ACTL_PREG1EN, 0, NULL, 0), SND_SOC_DAPM_PGA("MIC2 Pre-Amplifier", SUN4I_CODEC_ADC_ACTL, SUN4I_CODEC_ADC_ACTL_PREG2EN, 0, NULL, 0), /* Power Amplifier */ SND_SOC_DAPM_MIXER("Power Amplifier", SUN4I_CODEC_ADC_ACTL, SUN4I_CODEC_ADC_ACTL_PA_EN, 0, sun4i_codec_pa_mixer_controls, ARRAY_SIZE(sun4i_codec_pa_mixer_controls)), SND_SOC_DAPM_SWITCH("Power Amplifier Mute", SND_SOC_NOPM, 0, 0, &sun4i_codec_pa_mute), SND_SOC_DAPM_INPUT("Line Right"), SND_SOC_DAPM_INPUT("Line Left"), SND_SOC_DAPM_INPUT("FM Right"), SND_SOC_DAPM_INPUT("FM Left"), SND_SOC_DAPM_INPUT("Mic1"), SND_SOC_DAPM_INPUT("Mic2"), SND_SOC_DAPM_OUTPUT("HP Right"), SND_SOC_DAPM_OUTPUT("HP Left"), }; static const struct snd_soc_dapm_route sun4i_codec_codec_dapm_routes[] = { /* Left ADC / DAC Routes */ { "Left ADC", NULL, "ADC" }, { "Left DAC", NULL, "DAC" }, /* Right ADC / DAC Routes */ { "Right ADC", NULL, "ADC" }, { "Right DAC", NULL, "DAC" }, /* Right Mixer Routes */ { "Right Mixer", NULL, "Mixer Enable" }, { "Right Mixer", "Right Mixer Left DAC Playback Switch", "Left DAC" }, { "Right Mixer", "Right Mixer Right DAC Playback Switch", "Right DAC" }, { "Right Mixer", "Line Playback Switch", "Line Right" }, { "Right Mixer", "FM Playback Switch", "FM Right" }, { "Right Mixer", "Mic1 Playback Switch", "MIC1 Pre-Amplifier" }, { "Right Mixer", "Mic2 Playback Switch", "MIC2 Pre-Amplifier" }, /* Left Mixer Routes */ { "Left Mixer", NULL, "Mixer Enable" }, { "Left Mixer", "Left Mixer Left DAC Playback Switch", "Left DAC" }, { "Left Mixer", "Line Playback Switch", "Line Left" }, { "Left Mixer", "FM Playback Switch", "FM Left" }, { "Left Mixer", "Mic1 Playback Switch", "MIC1 Pre-Amplifier" }, { "Left Mixer", "Mic2 Playback Switch", "MIC2 Pre-Amplifier" }, /* Power Amplifier Routes */ { "Power Amplifier", "Mixer Playback Switch", "Left Mixer" }, { "Power Amplifier", "Mixer Playback Switch", "Right Mixer" }, { "Power Amplifier", "DAC Playback Switch", "Left DAC" }, { "Power Amplifier", "DAC Playback Switch", "Right DAC" }, /* Headphone Output Routes */ { "Power Amplifier Mute", "Switch", "Power Amplifier" }, { "HP Right", NULL, "Power Amplifier Mute" }, { "HP Left", NULL, "Power Amplifier Mute" }, /* Mic1 Routes */ { "Left ADC", NULL, "MIC1 Pre-Amplifier" }, { "Right ADC", NULL, "MIC1 Pre-Amplifier" }, { "MIC1 Pre-Amplifier", NULL, "Mic1"}, { "Mic1", NULL, "VMIC" }, /* Mic2 Routes */ { "Left ADC", NULL, "MIC2 Pre-Amplifier" }, { "Right ADC", NULL, "MIC2 Pre-Amplifier" }, { "MIC2 Pre-Amplifier", NULL, "Mic2"}, { "Mic2", NULL, "VMIC" }, }; static const struct snd_soc_component_driver sun4i_codec_codec = { .controls = sun4i_codec_controls, .num_controls = ARRAY_SIZE(sun4i_codec_controls), .dapm_widgets = sun4i_codec_codec_dapm_widgets, .num_dapm_widgets = ARRAY_SIZE(sun4i_codec_codec_dapm_widgets), .dapm_routes = sun4i_codec_codec_dapm_routes, .num_dapm_routes = ARRAY_SIZE(sun4i_codec_codec_dapm_routes), .idle_bias_on = 1, .use_pmdown_time = 1, .endianness = 1, }; static const struct snd_soc_component_driver sun7i_codec_codec = { .controls = sun7i_codec_controls, .num_controls = ARRAY_SIZE(sun7i_codec_controls), .dapm_widgets = sun4i_codec_codec_dapm_widgets, .num_dapm_widgets = ARRAY_SIZE(sun4i_codec_codec_dapm_widgets), .dapm_routes = sun4i_codec_codec_dapm_routes, .num_dapm_routes = ARRAY_SIZE(sun4i_codec_codec_dapm_routes), .idle_bias_on = 1, .use_pmdown_time = 1, .endianness = 1, }; /*** sun6i Codec ***/ /* mixer controls */ static const struct snd_kcontrol_new sun6i_codec_mixer_controls[] = { SOC_DAPM_DOUBLE("DAC Playback Switch", SUN6I_CODEC_OM_DACA_CTRL, SUN6I_CODEC_OM_DACA_CTRL_LMIX_DACL, SUN6I_CODEC_OM_DACA_CTRL_RMIX_DACR, 1, 0), SOC_DAPM_DOUBLE("DAC Reversed Playback Switch", SUN6I_CODEC_OM_DACA_CTRL, SUN6I_CODEC_OM_DACA_CTRL_LMIX_DACR, SUN6I_CODEC_OM_DACA_CTRL_RMIX_DACL, 1, 0), SOC_DAPM_DOUBLE("Line In Playback Switch", SUN6I_CODEC_OM_DACA_CTRL, SUN6I_CODEC_OM_DACA_CTRL_LMIX_LINEINL, SUN6I_CODEC_OM_DACA_CTRL_RMIX_LINEINR, 1, 0), SOC_DAPM_DOUBLE("Mic1 Playback Switch", SUN6I_CODEC_OM_DACA_CTRL, SUN6I_CODEC_OM_DACA_CTRL_LMIX_MIC1, SUN6I_CODEC_OM_DACA_CTRL_RMIX_MIC1, 1, 0), SOC_DAPM_DOUBLE("Mic2 Playback Switch", SUN6I_CODEC_OM_DACA_CTRL, SUN6I_CODEC_OM_DACA_CTRL_LMIX_MIC2, SUN6I_CODEC_OM_DACA_CTRL_RMIX_MIC2, 1, 0), }; /* ADC mixer controls */ static const struct snd_kcontrol_new sun6i_codec_adc_mixer_controls[] = { SOC_DAPM_DOUBLE("Mixer Capture Switch", SUN6I_CODEC_ADC_ACTL, SUN6I_CODEC_ADC_ACTL_LADCMIX_OMIXL, SUN6I_CODEC_ADC_ACTL_RADCMIX_OMIXR, 1, 0), SOC_DAPM_DOUBLE("Mixer Reversed Capture Switch", SUN6I_CODEC_ADC_ACTL, SUN6I_CODEC_ADC_ACTL_LADCMIX_OMIXR, SUN6I_CODEC_ADC_ACTL_RADCMIX_OMIXL, 1, 0), SOC_DAPM_DOUBLE("Line In Capture Switch", SUN6I_CODEC_ADC_ACTL, SUN6I_CODEC_ADC_ACTL_LADCMIX_LINEINL, SUN6I_CODEC_ADC_ACTL_RADCMIX_LINEINR, 1, 0), SOC_DAPM_DOUBLE("Mic1 Capture Switch", SUN6I_CODEC_ADC_ACTL, SUN6I_CODEC_ADC_ACTL_LADCMIX_MIC1, SUN6I_CODEC_ADC_ACTL_RADCMIX_MIC1, 1, 0), SOC_DAPM_DOUBLE("Mic2 Capture Switch", SUN6I_CODEC_ADC_ACTL, SUN6I_CODEC_ADC_ACTL_LADCMIX_MIC2, SUN6I_CODEC_ADC_ACTL_RADCMIX_MIC2, 1, 0), }; /* headphone controls */ static const char * const sun6i_codec_hp_src_enum_text[] = { "DAC", "Mixer", }; static SOC_ENUM_DOUBLE_DECL(sun6i_codec_hp_src_enum, SUN6I_CODEC_OM_DACA_CTRL, SUN6I_CODEC_OM_DACA_CTRL_LHPIS, SUN6I_CODEC_OM_DACA_CTRL_RHPIS, sun6i_codec_hp_src_enum_text); static const struct snd_kcontrol_new sun6i_codec_hp_src[] = { SOC_DAPM_ENUM("Headphone Source Playback Route", sun6i_codec_hp_src_enum), }; /* microphone controls */ static const char * const sun6i_codec_mic2_src_enum_text[] = { "Mic2", "Mic3", }; static SOC_ENUM_SINGLE_DECL(sun6i_codec_mic2_src_enum, SUN6I_CODEC_MIC_CTRL, SUN6I_CODEC_MIC_CTRL_MIC2SLT, sun6i_codec_mic2_src_enum_text); static const struct snd_kcontrol_new sun6i_codec_mic2_src[] = { SOC_DAPM_ENUM("Mic2 Amplifier Source Route", sun6i_codec_mic2_src_enum), }; /* line out controls */ static const char * const sun6i_codec_lineout_src_enum_text[] = { "Stereo", "Mono Differential", }; static SOC_ENUM_DOUBLE_DECL(sun6i_codec_lineout_src_enum, SUN6I_CODEC_MIC_CTRL, SUN6I_CODEC_MIC_CTRL_LINEOUTLSRC, SUN6I_CODEC_MIC_CTRL_LINEOUTRSRC, sun6i_codec_lineout_src_enum_text); static const struct snd_kcontrol_new sun6i_codec_lineout_src[] = { SOC_DAPM_ENUM("Line Out Source Playback Route", sun6i_codec_lineout_src_enum), }; /* volume / mute controls */ static const DECLARE_TLV_DB_SCALE(sun6i_codec_dvol_scale, -7308, 116, 0); static const DECLARE_TLV_DB_SCALE(sun6i_codec_hp_vol_scale, -6300, 100, 1); static const DECLARE_TLV_DB_SCALE(sun6i_codec_out_mixer_pregain_scale, -450, 150, 0); static const DECLARE_TLV_DB_RANGE(sun6i_codec_lineout_vol_scale, 0, 1, TLV_DB_SCALE_ITEM(TLV_DB_GAIN_MUTE, 0, 1), 2, 31, TLV_DB_SCALE_ITEM(-4350, 150, 0), ); static const DECLARE_TLV_DB_RANGE(sun6i_codec_mic_gain_scale, 0, 0, TLV_DB_SCALE_ITEM(0, 0, 0), 1, 7, TLV_DB_SCALE_ITEM(2400, 300, 0), ); static const struct snd_kcontrol_new sun6i_codec_codec_widgets[] = { SOC_SINGLE_TLV("DAC Playback Volume", SUN4I_CODEC_DAC_DPC, SUN4I_CODEC_DAC_DPC_DVOL, 0x3f, 1, sun6i_codec_dvol_scale), SOC_SINGLE_TLV("Headphone Playback Volume", SUN6I_CODEC_OM_DACA_CTRL, SUN6I_CODEC_OM_DACA_CTRL_HPVOL, 0x3f, 0, sun6i_codec_hp_vol_scale), SOC_SINGLE_TLV("Line Out Playback Volume", SUN6I_CODEC_MIC_CTRL, SUN6I_CODEC_MIC_CTRL_LINEOUTVC, 0x1f, 0, sun6i_codec_lineout_vol_scale), SOC_DOUBLE("Headphone Playback Switch", SUN6I_CODEC_OM_DACA_CTRL, SUN6I_CODEC_OM_DACA_CTRL_LHPPAMUTE, SUN6I_CODEC_OM_DACA_CTRL_RHPPAMUTE, 1, 0), SOC_DOUBLE("Line Out Playback Switch", SUN6I_CODEC_MIC_CTRL, SUN6I_CODEC_MIC_CTRL_LINEOUTLEN, SUN6I_CODEC_MIC_CTRL_LINEOUTREN, 1, 0), /* Mixer pre-gains */ SOC_SINGLE_TLV("Line In Playback Volume", SUN6I_CODEC_OM_PA_CTRL, SUN6I_CODEC_OM_PA_CTRL_LINEING, 0x7, 0, sun6i_codec_out_mixer_pregain_scale), SOC_SINGLE_TLV("Mic1 Playback Volume", SUN6I_CODEC_OM_PA_CTRL, SUN6I_CODEC_OM_PA_CTRL_MIC1G, 0x7, 0, sun6i_codec_out_mixer_pregain_scale), SOC_SINGLE_TLV("Mic2 Playback Volume", SUN6I_CODEC_OM_PA_CTRL, SUN6I_CODEC_OM_PA_CTRL_MIC2G, 0x7, 0, sun6i_codec_out_mixer_pregain_scale), /* Microphone Amp boost gains */ SOC_SINGLE_TLV("Mic1 Boost Volume", SUN6I_CODEC_MIC_CTRL, SUN6I_CODEC_MIC_CTRL_MIC1BOOST, 0x7, 0, sun6i_codec_mic_gain_scale), SOC_SINGLE_TLV("Mic2 Boost Volume", SUN6I_CODEC_MIC_CTRL, SUN6I_CODEC_MIC_CTRL_MIC2BOOST, 0x7, 0, sun6i_codec_mic_gain_scale), SOC_DOUBLE_TLV("ADC Capture Volume", SUN6I_CODEC_ADC_ACTL, SUN6I_CODEC_ADC_ACTL_ADCLG, SUN6I_CODEC_ADC_ACTL_ADCRG, 0x7, 0, sun6i_codec_out_mixer_pregain_scale), }; static const struct snd_soc_dapm_widget sun6i_codec_codec_dapm_widgets[] = { /* Microphone inputs */ SND_SOC_DAPM_INPUT("MIC1"), SND_SOC_DAPM_INPUT("MIC2"), SND_SOC_DAPM_INPUT("MIC3"), /* Microphone Bias */ SND_SOC_DAPM_SUPPLY("HBIAS", SUN6I_CODEC_MIC_CTRL, SUN6I_CODEC_MIC_CTRL_HBIASEN, 0, NULL, 0), SND_SOC_DAPM_SUPPLY("MBIAS", SUN6I_CODEC_MIC_CTRL, SUN6I_CODEC_MIC_CTRL_MBIASEN, 0, NULL, 0), /* Mic input path */ SND_SOC_DAPM_MUX("Mic2 Amplifier Source Route", SND_SOC_NOPM, 0, 0, sun6i_codec_mic2_src), SND_SOC_DAPM_PGA("Mic1 Amplifier", SUN6I_CODEC_MIC_CTRL, SUN6I_CODEC_MIC_CTRL_MIC1AMPEN, 0, NULL, 0), SND_SOC_DAPM_PGA("Mic2 Amplifier", SUN6I_CODEC_MIC_CTRL, SUN6I_CODEC_MIC_CTRL_MIC2AMPEN, 0, NULL, 0), /* Line In */ SND_SOC_DAPM_INPUT("LINEIN"), /* Digital parts of the ADCs */ SND_SOC_DAPM_SUPPLY("ADC Enable", SUN6I_CODEC_ADC_FIFOC, SUN6I_CODEC_ADC_FIFOC_EN_AD, 0, NULL, 0), /* Analog parts of the ADCs */ SND_SOC_DAPM_ADC("Left ADC", "Codec Capture", SUN6I_CODEC_ADC_ACTL, SUN6I_CODEC_ADC_ACTL_ADCLEN, 0), SND_SOC_DAPM_ADC("Right ADC", "Codec Capture", SUN6I_CODEC_ADC_ACTL, SUN6I_CODEC_ADC_ACTL_ADCREN, 0), /* ADC Mixers */ SOC_MIXER_ARRAY("Left ADC Mixer", SND_SOC_NOPM, 0, 0, sun6i_codec_adc_mixer_controls), SOC_MIXER_ARRAY("Right ADC Mixer", SND_SOC_NOPM, 0, 0, sun6i_codec_adc_mixer_controls), /* Digital parts of the DACs */ SND_SOC_DAPM_SUPPLY("DAC Enable", SUN4I_CODEC_DAC_DPC, SUN4I_CODEC_DAC_DPC_EN_DA, 0, NULL, 0), /* Analog parts of the DACs */ SND_SOC_DAPM_DAC("Left DAC", "Codec Playback", SUN6I_CODEC_OM_DACA_CTRL, SUN6I_CODEC_OM_DACA_CTRL_DACALEN, 0), SND_SOC_DAPM_DAC("Right DAC", "Codec Playback", SUN6I_CODEC_OM_DACA_CTRL, SUN6I_CODEC_OM_DACA_CTRL_DACAREN, 0), /* Mixers */ SOC_MIXER_ARRAY("Left Mixer", SUN6I_CODEC_OM_DACA_CTRL, SUN6I_CODEC_OM_DACA_CTRL_LMIXEN, 0, sun6i_codec_mixer_controls), SOC_MIXER_ARRAY("Right Mixer", SUN6I_CODEC_OM_DACA_CTRL, SUN6I_CODEC_OM_DACA_CTRL_RMIXEN, 0, sun6i_codec_mixer_controls), /* Headphone output path */ SND_SOC_DAPM_MUX("Headphone Source Playback Route", SND_SOC_NOPM, 0, 0, sun6i_codec_hp_src), SND_SOC_DAPM_OUT_DRV("Headphone Amp", SUN6I_CODEC_OM_PA_CTRL, SUN6I_CODEC_OM_PA_CTRL_HPPAEN, 0, NULL, 0), SND_SOC_DAPM_SUPPLY("HPCOM Protection", SUN6I_CODEC_OM_PA_CTRL, SUN6I_CODEC_OM_PA_CTRL_COMPTEN, 0, NULL, 0), SND_SOC_DAPM_REG(snd_soc_dapm_supply, "HPCOM", SUN6I_CODEC_OM_PA_CTRL, SUN6I_CODEC_OM_PA_CTRL_HPCOM_CTL, 0x3, 0x3, 0), SND_SOC_DAPM_OUTPUT("HP"), /* Line Out path */ SND_SOC_DAPM_MUX("Line Out Source Playback Route", SND_SOC_NOPM, 0, 0, sun6i_codec_lineout_src), SND_SOC_DAPM_OUTPUT("LINEOUT"), }; static const struct snd_soc_dapm_route sun6i_codec_codec_dapm_routes[] = { /* DAC Routes */ { "Left DAC", NULL, "DAC Enable" }, { "Right DAC", NULL, "DAC Enable" }, /* Microphone Routes */ { "Mic1 Amplifier", NULL, "MIC1"}, { "Mic2 Amplifier Source Route", "Mic2", "MIC2" }, { "Mic2 Amplifier Source Route", "Mic3", "MIC3" }, { "Mic2 Amplifier", NULL, "Mic2 Amplifier Source Route"}, /* Left Mixer Routes */ { "Left Mixer", "DAC Playback Switch", "Left DAC" }, { "Left Mixer", "DAC Reversed Playback Switch", "Right DAC" }, { "Left Mixer", "Line In Playback Switch", "LINEIN" }, { "Left Mixer", "Mic1 Playback Switch", "Mic1 Amplifier" }, { "Left Mixer", "Mic2 Playback Switch", "Mic2 Amplifier" }, /* Right Mixer Routes */ { "Right Mixer", "DAC Playback Switch", "Right DAC" }, { "Right Mixer", "DAC Reversed Playback Switch", "Left DAC" }, { "Right Mixer", "Line In Playback Switch", "LINEIN" }, { "Right Mixer", "Mic1 Playback Switch", "Mic1 Amplifier" }, { "Right Mixer", "Mic2 Playback Switch", "Mic2 Amplifier" }, /* Left ADC Mixer Routes */ { "Left ADC Mixer", "Mixer Capture Switch", "Left Mixer" }, { "Left ADC Mixer", "Mixer Reversed Capture Switch", "Right Mixer" }, { "Left ADC Mixer", "Line In Capture Switch", "LINEIN" }, { "Left ADC Mixer", "Mic1 Capture Switch", "Mic1 Amplifier" }, { "Left ADC Mixer", "Mic2 Capture Switch", "Mic2 Amplifier" }, /* Right ADC Mixer Routes */ { "Right ADC Mixer", "Mixer Capture Switch", "Right Mixer" }, { "Right ADC Mixer", "Mixer Reversed Capture Switch", "Left Mixer" }, { "Right ADC Mixer", "Line In Capture Switch", "LINEIN" }, { "Right ADC Mixer", "Mic1 Capture Switch", "Mic1 Amplifier" }, { "Right ADC Mixer", "Mic2 Capture Switch", "Mic2 Amplifier" }, /* Headphone Routes */ { "Headphone Source Playback Route", "DAC", "Left DAC" }, { "Headphone Source Playback Route", "DAC", "Right DAC" }, { "Headphone Source Playback Route", "Mixer", "Left Mixer" }, { "Headphone Source Playback Route", "Mixer", "Right Mixer" }, { "Headphone Amp", NULL, "Headphone Source Playback Route" }, { "HP", NULL, "Headphone Amp" }, { "HPCOM", NULL, "HPCOM Protection" }, /* Line Out Routes */ { "Line Out Source Playback Route", "Stereo", "Left Mixer" }, { "Line Out Source Playback Route", "Stereo", "Right Mixer" }, { "Line Out Source Playback Route", "Mono Differential", "Left Mixer" }, { "Line Out Source Playback Route", "Mono Differential", "Right Mixer" }, { "LINEOUT", NULL, "Line Out Source Playback Route" }, /* ADC Routes */ { "Left ADC", NULL, "ADC Enable" }, { "Right ADC", NULL, "ADC Enable" }, { "Left ADC", NULL, "Left ADC Mixer" }, { "Right ADC", NULL, "Right ADC Mixer" }, }; static const struct snd_soc_component_driver sun6i_codec_codec = { .controls = sun6i_codec_codec_widgets, .num_controls = ARRAY_SIZE(sun6i_codec_codec_widgets), .dapm_widgets = sun6i_codec_codec_dapm_widgets, .num_dapm_widgets = ARRAY_SIZE(sun6i_codec_codec_dapm_widgets), .dapm_routes = sun6i_codec_codec_dapm_routes, .num_dapm_routes = ARRAY_SIZE(sun6i_codec_codec_dapm_routes), .idle_bias_on = 1, .use_pmdown_time = 1, .endianness = 1, }; /* sun8i A23 codec */ static const struct snd_kcontrol_new sun8i_a23_codec_codec_controls[] = { SOC_SINGLE_TLV("DAC Playback Volume", SUN4I_CODEC_DAC_DPC, SUN4I_CODEC_DAC_DPC_DVOL, 0x3f, 1, sun6i_codec_dvol_scale), }; static const struct snd_soc_dapm_widget sun8i_a23_codec_codec_widgets[] = { /* Digital parts of the ADCs */ SND_SOC_DAPM_SUPPLY("ADC Enable", SUN6I_CODEC_ADC_FIFOC, SUN6I_CODEC_ADC_FIFOC_EN_AD, 0, NULL, 0), /* Digital parts of the DACs */ SND_SOC_DAPM_SUPPLY("DAC Enable", SUN4I_CODEC_DAC_DPC, SUN4I_CODEC_DAC_DPC_EN_DA, 0, NULL, 0), }; static const struct snd_soc_component_driver sun8i_a23_codec_codec = { .controls = sun8i_a23_codec_codec_controls, .num_controls = ARRAY_SIZE(sun8i_a23_codec_codec_controls), .dapm_widgets = sun8i_a23_codec_codec_widgets, .num_dapm_widgets = ARRAY_SIZE(sun8i_a23_codec_codec_widgets), .idle_bias_on = 1, .use_pmdown_time = 1, .endianness = 1, }; static const struct snd_soc_component_driver sun4i_codec_component = { .name = "sun4i-codec", .legacy_dai_naming = 1, #ifdef CONFIG_DEBUG_FS .debugfs_prefix = "cpu", #endif }; #define SUN4I_CODEC_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | \ SNDRV_PCM_FMTBIT_S32_LE) static int sun4i_codec_dai_probe(struct snd_soc_dai *dai) { struct snd_soc_card *card = snd_soc_dai_get_drvdata(dai); struct sun4i_codec *scodec = snd_soc_card_get_drvdata(card); snd_soc_dai_init_dma_data(dai, &scodec->playback_dma_data, &scodec->capture_dma_data); return 0; } static const struct snd_soc_dai_ops dummy_dai_ops = { .probe = sun4i_codec_dai_probe, }; static struct snd_soc_dai_driver dummy_cpu_dai = { .name = "sun4i-codec-cpu-dai", .playback = { .stream_name = "Playback", .channels_min = 1, .channels_max = 2, .rates = SUN4I_CODEC_RATES, .formats = SUN4I_CODEC_FORMATS, .sig_bits = 24, }, .capture = { .stream_name = "Capture", .channels_min = 1, .channels_max = 2, .rates = SUN4I_CODEC_RATES, .formats = SUN4I_CODEC_FORMATS, .sig_bits = 24, }, .ops = &dummy_dai_ops, }; static struct snd_soc_dai_link *sun4i_codec_create_link(struct device *dev, int *num_links) { struct snd_soc_dai_link *link = devm_kzalloc(dev, sizeof(*link), GFP_KERNEL); struct snd_soc_dai_link_component *dlc = devm_kzalloc(dev, 3 * sizeof(*dlc), GFP_KERNEL); if (!link || !dlc) return NULL; link->cpus = &dlc[0]; link->codecs = &dlc[1]; link->platforms = &dlc[2]; link->num_cpus = 1; link->num_codecs = 1; link->num_platforms = 1; link->name = "cdc"; link->stream_name = "CDC PCM"; link->codecs->dai_name = "Codec"; link->cpus->dai_name = dev_name(dev); link->codecs->name = dev_name(dev); link->platforms->name = dev_name(dev); link->dai_fmt = SND_SOC_DAIFMT_I2S; *num_links = 1; return link; }; static int sun4i_codec_spk_event(struct snd_soc_dapm_widget *w, struct snd_kcontrol *k, int event) { struct sun4i_codec *scodec = snd_soc_card_get_drvdata(w->dapm->card); gpiod_set_value_cansleep(scodec->gpio_pa, !!SND_SOC_DAPM_EVENT_ON(event)); if (SND_SOC_DAPM_EVENT_ON(event)) { /* * Need a delay to wait for DAC to push the data. 700ms seems * to be the best compromise not to feel this delay while * playing a sound. */ msleep(700); } return 0; } static const struct snd_soc_dapm_widget sun4i_codec_card_dapm_widgets[] = { SND_SOC_DAPM_SPK("Speaker", sun4i_codec_spk_event), }; static const struct snd_soc_dapm_route sun4i_codec_card_dapm_routes[] = { { "Speaker", NULL, "HP Right" }, { "Speaker", NULL, "HP Left" }, }; static struct snd_soc_card *sun4i_codec_create_card(struct device *dev) { struct snd_soc_card *card; card = devm_kzalloc(dev, sizeof(*card), GFP_KERNEL); if (!card) return ERR_PTR(-ENOMEM); card->dai_link = sun4i_codec_create_link(dev, &card->num_links); if (!card->dai_link) return ERR_PTR(-ENOMEM); card->dev = dev; card->owner = THIS_MODULE; card->name = "sun4i-codec"; card->dapm_widgets = sun4i_codec_card_dapm_widgets; card->num_dapm_widgets = ARRAY_SIZE(sun4i_codec_card_dapm_widgets); card->dapm_routes = sun4i_codec_card_dapm_routes; card->num_dapm_routes = ARRAY_SIZE(sun4i_codec_card_dapm_routes); return card; }; static const struct snd_soc_dapm_widget sun6i_codec_card_dapm_widgets[] = { SND_SOC_DAPM_HP("Headphone", NULL), SND_SOC_DAPM_LINE("Line In", NULL), SND_SOC_DAPM_LINE("Line Out", NULL), SND_SOC_DAPM_MIC("Headset Mic", NULL), SND_SOC_DAPM_MIC("Mic", NULL), SND_SOC_DAPM_SPK("Speaker", sun4i_codec_spk_event), }; static struct snd_soc_card *sun6i_codec_create_card(struct device *dev) { struct snd_soc_card *card; int ret; card = devm_kzalloc(dev, sizeof(*card), GFP_KERNEL); if (!card) return ERR_PTR(-ENOMEM); card->dai_link = sun4i_codec_create_link(dev, &card->num_links); if (!card->dai_link) return ERR_PTR(-ENOMEM); card->dev = dev; card->owner = THIS_MODULE; card->name = "A31 Audio Codec"; card->dapm_widgets = sun6i_codec_card_dapm_widgets; card->num_dapm_widgets = ARRAY_SIZE(sun6i_codec_card_dapm_widgets); card->fully_routed = true; ret = snd_soc_of_parse_audio_routing(card, "allwinner,audio-routing"); if (ret) dev_warn(dev, "failed to parse audio-routing: %d\n", ret); return card; }; /* Connect digital side enables to analog side widgets */ static const struct snd_soc_dapm_route sun8i_codec_card_routes[] = { /* ADC Routes */ { "Left ADC", NULL, "ADC Enable" }, { "Right ADC", NULL, "ADC Enable" }, { "Codec Capture", NULL, "Left ADC" }, { "Codec Capture", NULL, "Right ADC" }, /* DAC Routes */ { "Left DAC", NULL, "DAC Enable" }, { "Right DAC", NULL, "DAC Enable" }, { "Left DAC", NULL, "Codec Playback" }, { "Right DAC", NULL, "Codec Playback" }, }; static struct snd_soc_aux_dev aux_dev = { .dlc = COMP_EMPTY(), }; static struct snd_soc_card *sun8i_a23_codec_create_card(struct device *dev) { struct snd_soc_card *card; int ret; card = devm_kzalloc(dev, sizeof(*card), GFP_KERNEL); if (!card) return ERR_PTR(-ENOMEM); aux_dev.dlc.of_node = of_parse_phandle(dev->of_node, "allwinner,codec-analog-controls", 0); if (!aux_dev.dlc.of_node) { dev_err(dev, "Can't find analog controls for codec.\n"); return ERR_PTR(-EINVAL); } card->dai_link = sun4i_codec_create_link(dev, &card->num_links); if (!card->dai_link) return ERR_PTR(-ENOMEM); card->dev = dev; card->owner = THIS_MODULE; card->name = "A23 Audio Codec"; card->dapm_widgets = sun6i_codec_card_dapm_widgets; card->num_dapm_widgets = ARRAY_SIZE(sun6i_codec_card_dapm_widgets); card->dapm_routes = sun8i_codec_card_routes; card->num_dapm_routes = ARRAY_SIZE(sun8i_codec_card_routes); card->aux_dev = &aux_dev; card->num_aux_devs = 1; card->fully_routed = true; ret = snd_soc_of_parse_audio_routing(card, "allwinner,audio-routing"); if (ret) dev_warn(dev, "failed to parse audio-routing: %d\n", ret); return card; }; static struct snd_soc_card *sun8i_h3_codec_create_card(struct device *dev) { struct snd_soc_card *card; int ret; card = devm_kzalloc(dev, sizeof(*card), GFP_KERNEL); if (!card) return ERR_PTR(-ENOMEM); aux_dev.dlc.of_node = of_parse_phandle(dev->of_node, "allwinner,codec-analog-controls", 0); if (!aux_dev.dlc.of_node) { dev_err(dev, "Can't find analog controls for codec.\n"); return ERR_PTR(-EINVAL); } card->dai_link = sun4i_codec_create_link(dev, &card->num_links); if (!card->dai_link) return ERR_PTR(-ENOMEM); card->dev = dev; card->owner = THIS_MODULE; card->name = "H3 Audio Codec"; card->dapm_widgets = sun6i_codec_card_dapm_widgets; card->num_dapm_widgets = ARRAY_SIZE(sun6i_codec_card_dapm_widgets); card->dapm_routes = sun8i_codec_card_routes; card->num_dapm_routes = ARRAY_SIZE(sun8i_codec_card_routes); card->aux_dev = &aux_dev; card->num_aux_devs = 1; card->fully_routed = true; ret = snd_soc_of_parse_audio_routing(card, "allwinner,audio-routing"); if (ret) dev_warn(dev, "failed to parse audio-routing: %d\n", ret); return card; }; static struct snd_soc_card *sun8i_v3s_codec_create_card(struct device *dev) { struct snd_soc_card *card; int ret; card = devm_kzalloc(dev, sizeof(*card), GFP_KERNEL); if (!card) return ERR_PTR(-ENOMEM); aux_dev.dlc.of_node = of_parse_phandle(dev->of_node, "allwinner,codec-analog-controls", 0); if (!aux_dev.dlc.of_node) { dev_err(dev, "Can't find analog controls for codec.\n"); return ERR_PTR(-EINVAL); } card->dai_link = sun4i_codec_create_link(dev, &card->num_links); if (!card->dai_link) return ERR_PTR(-ENOMEM); card->dev = dev; card->owner = THIS_MODULE; card->name = "V3s Audio Codec"; card->dapm_widgets = sun6i_codec_card_dapm_widgets; card->num_dapm_widgets = ARRAY_SIZE(sun6i_codec_card_dapm_widgets); card->dapm_routes = sun8i_codec_card_routes; card->num_dapm_routes = ARRAY_SIZE(sun8i_codec_card_routes); card->aux_dev = &aux_dev; card->num_aux_devs = 1; card->fully_routed = true; ret = snd_soc_of_parse_audio_routing(card, "allwinner,audio-routing"); if (ret) dev_warn(dev, "failed to parse audio-routing: %d\n", ret); return card; }; static const struct snd_kcontrol_new sun50i_h616_codec_codec_controls[] = { SOC_SINGLE_TLV("DAC Playback Volume", SUN4I_CODEC_DAC_DPC, SUN4I_CODEC_DAC_DPC_DVOL, 0x3f, 1, sun6i_codec_dvol_scale), SOC_SINGLE_TLV("Line Out Playback Volume", SUN50I_H616_DAC_AC_DAC_REG, SUN50I_H616_LINEOUT_VOL, 0x1f, 0, sun6i_codec_lineout_vol_scale), SOC_DOUBLE("Line Out Playback Switch", SUN50I_H616_DAC_AC_DAC_REG, SUN50I_H616_LINEOUTL_EN, SUN50I_H616_LINEOUTR_EN, 1, 0), }; static const struct snd_kcontrol_new sun50i_h616_codec_mixer_controls[] = { SOC_DAPM_DOUBLE("DAC Playback Switch", SUN50I_H616_DAC_AC_MIXER_REG, SUN50I_H616_LMIX_LDAC, SUN50I_H616_RMIX_RDAC, 1, 0), SOC_DAPM_DOUBLE("DAC Reversed Playback Switch", SUN50I_H616_DAC_AC_MIXER_REG, SUN50I_H616_LMIX_RDAC, SUN50I_H616_RMIX_LDAC, 1, 0), }; static SOC_ENUM_DOUBLE_DECL(sun50i_h616_codec_lineout_src_enum, SUN50I_H616_DAC_AC_DAC_REG, SUN50I_H616_LINEOUTL_SEL, SUN50I_H616_LINEOUTR_SEL, sun6i_codec_lineout_src_enum_text); static const struct snd_kcontrol_new sun50i_h616_codec_lineout_src[] = { SOC_DAPM_ENUM("Line Out Source Playback Route", sun50i_h616_codec_lineout_src_enum), }; static const struct snd_soc_dapm_widget sun50i_h616_codec_codec_widgets[] = { /* Digital parts of the DACs */ SND_SOC_DAPM_SUPPLY("DAC Enable", SUN4I_CODEC_DAC_DPC, SUN4I_CODEC_DAC_DPC_EN_DA, 0, NULL, 0), /* Analog parts of the DACs */ SND_SOC_DAPM_DAC("Left DAC", "Codec Playback", SUN50I_H616_DAC_AC_DAC_REG, SUN50I_H616_DAC_LEN, 0), SND_SOC_DAPM_DAC("Right DAC", "Codec Playback", SUN50I_H616_DAC_AC_DAC_REG, SUN50I_H616_DAC_REN, 0), /* Mixers */ SOC_MIXER_ARRAY("Left Mixer", SUN50I_H616_DAC_AC_MIXER_REG, SUN50I_H616_LMIXEN, 0, sun50i_h616_codec_mixer_controls), SOC_MIXER_ARRAY("Right Mixer", SUN50I_H616_DAC_AC_MIXER_REG, SUN50I_H616_RMIXEN, 0, sun50i_h616_codec_mixer_controls), /* Line Out path */ SND_SOC_DAPM_MUX("Line Out Source Playback Route", SND_SOC_NOPM, 0, 0, sun50i_h616_codec_lineout_src), SND_SOC_DAPM_OUT_DRV("Line Out Ramp Controller", SUN50I_H616_DAC_AC_RAMP_REG, SUN50I_H616_RDEN, 0, NULL, 0), SND_SOC_DAPM_OUTPUT("LINEOUT"), }; static const struct snd_soc_component_driver sun50i_h616_codec_codec = { .controls = sun50i_h616_codec_codec_controls, .num_controls = ARRAY_SIZE(sun50i_h616_codec_codec_controls), .dapm_widgets = sun50i_h616_codec_codec_widgets, .num_dapm_widgets = ARRAY_SIZE(sun50i_h616_codec_codec_widgets), .idle_bias_on = 1, .use_pmdown_time = 1, .endianness = 1, }; static const struct snd_kcontrol_new sun50i_h616_card_controls[] = { SOC_DAPM_PIN_SWITCH("LINEOUT"), }; static const struct snd_soc_dapm_widget sun50i_h616_codec_card_dapm_widgets[] = { SND_SOC_DAPM_LINE("Line Out", NULL), SND_SOC_DAPM_SPK("Speaker", sun4i_codec_spk_event), }; /* Connect digital side enables to analog side widgets */ static const struct snd_soc_dapm_route sun50i_h616_codec_card_routes[] = { /* DAC Routes */ { "Left DAC", NULL, "DAC Enable" }, { "Right DAC", NULL, "DAC Enable" }, /* Left Mixer Routes */ { "Left Mixer", "DAC Playback Switch", "Left DAC" }, { "Left Mixer", "DAC Reversed Playback Switch", "Right DAC" }, /* Right Mixer Routes */ { "Right Mixer", "DAC Playback Switch", "Right DAC" }, { "Right Mixer", "DAC Reversed Playback Switch", "Left DAC" }, /* Line Out Routes */ { "Line Out Source Playback Route", "Stereo", "Left Mixer" }, { "Line Out Source Playback Route", "Stereo", "Right Mixer" }, { "Line Out Source Playback Route", "Mono Differential", "Left Mixer" }, { "Line Out Source Playback Route", "Mono Differential", "Right Mixer" }, { "Line Out Ramp Controller", NULL, "Line Out Source Playback Route" }, { "LINEOUT", NULL, "Line Out Ramp Controller" }, }; static struct snd_soc_card *sun50i_h616_codec_create_card(struct device *dev) { struct snd_soc_card *card; int ret; card = devm_kzalloc(dev, sizeof(*card), GFP_KERNEL); if (!card) return ERR_PTR(-ENOMEM); card->dai_link = sun4i_codec_create_link(dev, &card->num_links); if (!card->dai_link) return ERR_PTR(-ENOMEM); card->dai_link->playback_only = true; card->dai_link->capture_only = false; card->dev = dev; card->owner = THIS_MODULE; card->name = "H616 Audio Codec"; card->driver_name = "sun4i-codec"; card->controls = sun50i_h616_card_controls; card->num_controls = ARRAY_SIZE(sun50i_h616_card_controls); card->dapm_widgets = sun50i_h616_codec_card_dapm_widgets; card->num_dapm_widgets = ARRAY_SIZE(sun50i_h616_codec_card_dapm_widgets); card->dapm_routes = sun50i_h616_codec_card_routes; card->num_dapm_routes = ARRAY_SIZE(sun50i_h616_codec_card_routes); card->fully_routed = true; ret = snd_soc_of_parse_audio_routing(card, "allwinner,audio-routing"); if (ret) dev_warn(dev, "failed to parse audio-routing: %d\n", ret); return card; }; static const struct regmap_config sun4i_codec_regmap_config = { .reg_bits = 32, .reg_stride = 4, .val_bits = 32, .max_register = SUN4I_CODEC_ADC_RXCNT, }; static const struct regmap_config sun6i_codec_regmap_config = { .reg_bits = 32, .reg_stride = 4, .val_bits = 32, .max_register = SUN6I_CODEC_HMIC_DATA, }; static const struct regmap_config sun7i_codec_regmap_config = { .reg_bits = 32, .reg_stride = 4, .val_bits = 32, .max_register = SUN7I_CODEC_AC_MIC_PHONE_CAL, }; static const struct regmap_config sun8i_a23_codec_regmap_config = { .reg_bits = 32, .reg_stride = 4, .val_bits = 32, .max_register = SUN8I_A23_CODEC_ADC_RXCNT, }; static const struct regmap_config sun8i_h3_codec_regmap_config = { .reg_bits = 32, .reg_stride = 4, .val_bits = 32, .max_register = SUN8I_H3_CODEC_ADC_DBG, }; static const struct regmap_config sun8i_v3s_codec_regmap_config = { .reg_bits = 32, .reg_stride = 4, .val_bits = 32, .max_register = SUN8I_H3_CODEC_ADC_DBG, }; static const struct regmap_config sun50i_h616_codec_regmap_config = { .reg_bits = 32, .reg_stride = 4, .val_bits = 32, .max_register = SUN50I_H616_DAC_AC_RAMP_REG, .cache_type = REGCACHE_NONE, }; struct sun4i_codec_quirks { const struct regmap_config *regmap_config; const struct snd_soc_component_driver *codec; struct snd_soc_card * (*create_card)(struct device *dev); struct reg_field reg_adc_fifoc; /* used for regmap_field */ struct reg_field reg_dac_fifoc; /* used for regmap_field */ unsigned int reg_dac_txdata; /* TX FIFO offset for DMA config */ unsigned int reg_adc_rxdata; /* RX FIFO offset for DMA config */ bool has_reset; bool playback_only; }; static const struct sun4i_codec_quirks sun4i_codec_quirks = { .regmap_config = &sun4i_codec_regmap_config, .codec = &sun4i_codec_codec, .create_card = sun4i_codec_create_card, .reg_adc_fifoc = REG_FIELD(SUN4I_CODEC_ADC_FIFOC, 0, 31), .reg_dac_fifoc = REG_FIELD(SUN4I_CODEC_DAC_FIFOC, 0, 31), .reg_dac_txdata = SUN4I_CODEC_DAC_TXDATA, .reg_adc_rxdata = SUN4I_CODEC_ADC_RXDATA, }; static const struct sun4i_codec_quirks sun6i_a31_codec_quirks = { .regmap_config = &sun6i_codec_regmap_config, .codec = &sun6i_codec_codec, .create_card = sun6i_codec_create_card, .reg_adc_fifoc = REG_FIELD(SUN6I_CODEC_ADC_FIFOC, 0, 31), .reg_dac_fifoc = REG_FIELD(SUN4I_CODEC_DAC_FIFOC, 0, 31), .reg_dac_txdata = SUN4I_CODEC_DAC_TXDATA, .reg_adc_rxdata = SUN6I_CODEC_ADC_RXDATA, .has_reset = true, }; static const struct sun4i_codec_quirks sun7i_codec_quirks = { .regmap_config = &sun7i_codec_regmap_config, .codec = &sun7i_codec_codec, .create_card = sun4i_codec_create_card, .reg_adc_fifoc = REG_FIELD(SUN4I_CODEC_ADC_FIFOC, 0, 31), .reg_dac_fifoc = REG_FIELD(SUN4I_CODEC_DAC_FIFOC, 0, 31), .reg_dac_txdata = SUN4I_CODEC_DAC_TXDATA, .reg_adc_rxdata = SUN4I_CODEC_ADC_RXDATA, }; static const struct sun4i_codec_quirks sun8i_a23_codec_quirks = { .regmap_config = &sun8i_a23_codec_regmap_config, .codec = &sun8i_a23_codec_codec, .create_card = sun8i_a23_codec_create_card, .reg_adc_fifoc = REG_FIELD(SUN6I_CODEC_ADC_FIFOC, 0, 31), .reg_dac_fifoc = REG_FIELD(SUN4I_CODEC_DAC_FIFOC, 0, 31), .reg_dac_txdata = SUN4I_CODEC_DAC_TXDATA, .reg_adc_rxdata = SUN6I_CODEC_ADC_RXDATA, .has_reset = true, }; static const struct sun4i_codec_quirks sun8i_h3_codec_quirks = { .regmap_config = &sun8i_h3_codec_regmap_config, /* * TODO Share the codec structure with A23 for now. * This should be split out when adding digital audio * processing support for the H3. */ .codec = &sun8i_a23_codec_codec, .create_card = sun8i_h3_codec_create_card, .reg_adc_fifoc = REG_FIELD(SUN6I_CODEC_ADC_FIFOC, 0, 31), .reg_dac_fifoc = REG_FIELD(SUN4I_CODEC_DAC_FIFOC, 0, 31), .reg_dac_txdata = SUN8I_H3_CODEC_DAC_TXDATA, .reg_adc_rxdata = SUN6I_CODEC_ADC_RXDATA, .has_reset = true, }; static const struct sun4i_codec_quirks sun8i_v3s_codec_quirks = { .regmap_config = &sun8i_v3s_codec_regmap_config, /* * TODO The codec structure should be split out, like * H3, when adding digital audio processing support. */ .codec = &sun8i_a23_codec_codec, .create_card = sun8i_v3s_codec_create_card, .reg_adc_fifoc = REG_FIELD(SUN6I_CODEC_ADC_FIFOC, 0, 31), .reg_dac_fifoc = REG_FIELD(SUN4I_CODEC_DAC_FIFOC, 0, 31), .reg_dac_txdata = SUN8I_H3_CODEC_DAC_TXDATA, .reg_adc_rxdata = SUN6I_CODEC_ADC_RXDATA, .has_reset = true, }; static const struct sun4i_codec_quirks sun50i_h616_codec_quirks = { .regmap_config = &sun50i_h616_codec_regmap_config, .codec = &sun50i_h616_codec_codec, .create_card = sun50i_h616_codec_create_card, .reg_dac_fifoc = REG_FIELD(SUN50I_H616_CODEC_DAC_FIFOC, 0, 31), .reg_dac_txdata = SUN8I_H3_CODEC_DAC_TXDATA, .has_reset = true, }; static const struct of_device_id sun4i_codec_of_match[] = { { .compatible = "allwinner,sun4i-a10-codec", .data = &sun4i_codec_quirks, }, { .compatible = "allwinner,sun6i-a31-codec", .data = &sun6i_a31_codec_quirks, }, { .compatible = "allwinner,sun7i-a20-codec", .data = &sun7i_codec_quirks, }, { .compatible = "allwinner,sun8i-a23-codec", .data = &sun8i_a23_codec_quirks, }, { .compatible = "allwinner,sun8i-h3-codec", .data = &sun8i_h3_codec_quirks, }, { .compatible = "allwinner,sun8i-v3s-codec", .data = &sun8i_v3s_codec_quirks, }, { .compatible = "allwinner,sun50i-h616-codec", .data = &sun50i_h616_codec_quirks, }, {} }; MODULE_DEVICE_TABLE(of, sun4i_codec_of_match); static int sun4i_codec_probe(struct platform_device *pdev) { struct snd_soc_card *card; struct sun4i_codec *scodec; const struct sun4i_codec_quirks *quirks; struct resource *res; void __iomem *base; int ret; scodec = devm_kzalloc(&pdev->dev, sizeof(*scodec), GFP_KERNEL); if (!scodec) return -ENOMEM; scodec->dev = &pdev->dev; base = devm_platform_get_and_ioremap_resource(pdev, 0, &res); if (IS_ERR(base)) return PTR_ERR(base); quirks = of_device_get_match_data(&pdev->dev); if (quirks == NULL) { dev_err(&pdev->dev, "Failed to determine the quirks to use\n"); return -ENODEV; } scodec->regmap = devm_regmap_init_mmio(&pdev->dev, base, quirks->regmap_config); if (IS_ERR(scodec->regmap)) { dev_err(&pdev->dev, "Failed to create our regmap\n"); return PTR_ERR(scodec->regmap); } /* Get the clocks from the DT */ scodec->clk_apb = devm_clk_get(&pdev->dev, "apb"); if (IS_ERR(scodec->clk_apb)) { dev_err(&pdev->dev, "Failed to get the APB clock\n"); return PTR_ERR(scodec->clk_apb); } scodec->clk_module = devm_clk_get(&pdev->dev, "codec"); if (IS_ERR(scodec->clk_module)) { dev_err(&pdev->dev, "Failed to get the module clock\n"); return PTR_ERR(scodec->clk_module); } if (quirks->has_reset) { scodec->rst = devm_reset_control_get_exclusive(&pdev->dev, NULL); if (IS_ERR(scodec->rst)) { dev_err(&pdev->dev, "Failed to get reset control\n"); return PTR_ERR(scodec->rst); } } scodec->gpio_pa = devm_gpiod_get_optional(&pdev->dev, "allwinner,pa", GPIOD_OUT_LOW); if (IS_ERR(scodec->gpio_pa)) { ret = PTR_ERR(scodec->gpio_pa); dev_err_probe(&pdev->dev, ret, "Failed to get pa gpio\n"); return ret; } /* reg_field setup */ scodec->reg_adc_fifoc = devm_regmap_field_alloc(&pdev->dev, scodec->regmap, quirks->reg_adc_fifoc); if (IS_ERR(scodec->reg_adc_fifoc)) { ret = PTR_ERR(scodec->reg_adc_fifoc); dev_err(&pdev->dev, "Failed to create regmap fields: %d\n", ret); return ret; } scodec->reg_dac_fifoc = devm_regmap_field_alloc(&pdev->dev, scodec->regmap, quirks->reg_dac_fifoc); if (IS_ERR(scodec->reg_dac_fifoc)) { ret = PTR_ERR(scodec->reg_dac_fifoc); dev_err(&pdev->dev, "Failed to create regmap fields: %d\n", ret); return ret; } /* Enable the bus clock */ if (clk_prepare_enable(scodec->clk_apb)) { dev_err(&pdev->dev, "Failed to enable the APB clock\n"); return -EINVAL; } /* Deassert the reset control */ if (scodec->rst) { ret = reset_control_deassert(scodec->rst); if (ret) { dev_err(&pdev->dev, "Failed to deassert the reset control\n"); goto err_clk_disable; } } /* DMA configuration for TX FIFO */ scodec->playback_dma_data.addr = res->start + quirks->reg_dac_txdata; scodec->playback_dma_data.maxburst = 8; scodec->playback_dma_data.addr_width = DMA_SLAVE_BUSWIDTH_2_BYTES; if (!quirks->playback_only) { /* DMA configuration for RX FIFO */ scodec->capture_dma_data.addr = res->start + quirks->reg_adc_rxdata; scodec->capture_dma_data.maxburst = 8; scodec->capture_dma_data.addr_width = DMA_SLAVE_BUSWIDTH_2_BYTES; } ret = devm_snd_soc_register_component(&pdev->dev, quirks->codec, &sun4i_codec_dai, 1); if (ret) { dev_err(&pdev->dev, "Failed to register our codec\n"); goto err_assert_reset; } ret = devm_snd_soc_register_component(&pdev->dev, &sun4i_codec_component, &dummy_cpu_dai, 1); if (ret) { dev_err(&pdev->dev, "Failed to register our DAI\n"); goto err_assert_reset; } ret = devm_snd_dmaengine_pcm_register(&pdev->dev, NULL, 0); if (ret) { dev_err(&pdev->dev, "Failed to register against DMAEngine\n"); goto err_assert_reset; } card = quirks->create_card(&pdev->dev); if (IS_ERR(card)) { ret = PTR_ERR(card); dev_err(&pdev->dev, "Failed to create our card\n"); goto err_assert_reset; } snd_soc_card_set_drvdata(card, scodec); ret = snd_soc_register_card(card); if (ret) { dev_err_probe(&pdev->dev, ret, "Failed to register our card\n"); goto err_assert_reset; } return 0; err_assert_reset: if (scodec->rst) reset_control_assert(scodec->rst); err_clk_disable: clk_disable_unprepare(scodec->clk_apb); return ret; } static void sun4i_codec_remove(struct platform_device *pdev) { struct snd_soc_card *card = platform_get_drvdata(pdev); struct sun4i_codec *scodec = snd_soc_card_get_drvdata(card); snd_soc_unregister_card(card); if (scodec->rst) reset_control_assert(scodec->rst); clk_disable_unprepare(scodec->clk_apb); } static struct platform_driver sun4i_codec_driver = { .driver = { .name = "sun4i-codec", .of_match_table = sun4i_codec_of_match, }, .probe = sun4i_codec_probe, .remove = sun4i_codec_remove, }; module_platform_driver(sun4i_codec_driver); MODULE_DESCRIPTION("Allwinner A10 codec driver"); MODULE_AUTHOR("Emilio López <emilio@elopez.com.ar>"); MODULE_AUTHOR("Jon Smirl <jonsmirl@gmail.com>"); MODULE_AUTHOR("Maxime Ripard <maxime.ripard@free-electrons.com>"); MODULE_AUTHOR("Chen-Yu Tsai <wens@csie.org>"); MODULE_AUTHOR("Ryan Walklin <ryan@testtoast.com"); MODULE_LICENSE("GPL");
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with Cregit http://github.com/cregit/cregit
Version 2.0-RC1