| Author | Tokens | Token Proportion | Commits | Commit Proportion |
|---|---|---|---|---|
| Sameer Pujar | 13262 | 99.45% | 4 | 44.44% |
| Sheetal | 55 | 0.41% | 1 | 11.11% |
| Ritu Chaudhary | 14 | 0.10% | 1 | 11.11% |
| Uwe Kleine-König | 2 | 0.01% | 2 | 22.22% |
| Rikard Falkeborn | 2 | 0.01% | 1 | 11.11% |
| Total | 13335 | 9 |
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645
// SPDX-License-Identifier: GPL-2.0-only // SPDX-FileCopyrightText: Copyright (c) 2021-2024 NVIDIA CORPORATION & AFFILIATES. // All rights reserved. // // tegra210_sfc.c - Tegra210 SFC driver #include <linux/clk.h> #include <linux/device.h> #include <linux/io.h> #include <linux/module.h> #include <linux/of.h> #include <linux/platform_device.h> #include <linux/pm_runtime.h> #include <linux/regmap.h> #include <sound/core.h> #include <sound/pcm.h> #include <sound/pcm_params.h> #include <sound/soc.h> #include "tegra210_sfc.h" #include "tegra_cif.h" #define UNSUPP_CONV ((void *)(-EOPNOTSUPP)) #define BYPASS_CONV NULL static const struct reg_default tegra210_sfc_reg_defaults[] = { { TEGRA210_SFC_RX_INT_MASK, 0x00000001}, { TEGRA210_SFC_RX_CIF_CTRL, 0x00007700}, { TEGRA210_SFC_TX_INT_MASK, 0x00000001}, { TEGRA210_SFC_TX_CIF_CTRL, 0x00007700}, { TEGRA210_SFC_CG, 0x1}, { TEGRA210_SFC_CFG_RAM_CTRL, 0x00004000}, }; static const int tegra210_sfc_rates[TEGRA210_SFC_NUM_RATES] = { 8000, 11025, 16000, 22050, 24000, 32000, 44100, 48000, 64000, 88200, 96000, 176400, 192000, }; /* coeff RAM tables required for SFC */ static u32 coef_8to11[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x0018a102,//header 0x000005d6,//input gain 0x00c6543e, 0xff342935, 0x0052f116, 0x000a1d78, 0xff3330c0, 0x005f88a3, 0xffbee7c0, 0xff2b5ba5, 0x0073eb26, 0x00000003,//output gain 0x00235204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005102,//header 0x0000015f,//input gain 0x00a7909c, 0xff241c71, 0x005f5e00, 0xffca77f4, 0xff20dd50, 0x006855eb, 0xff86c552, 0xff18137a, 0x00773648, 0x00000001//output gain }; static u32 coef_8to16[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x00006102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002//output gain }; static u32 coef_8to22[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x0018a102,//header 0x000005d6,//input gain 0x00c6543e, 0xff342935, 0x0052f116, 0x000a1d78, 0xff3330c0, 0x005f88a3, 0xffbee7c0, 0xff2b5ba5, 0x0073eb26, 0x00000003,//output gain 0x00230204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005102,//header 0x000005f3,//input gain 0x00d816d6, 0xff385383, 0x004fe566, 0x003c548d, 0xff38c23d, 0x005d0b1c, 0xfff02f7d, 0xff31e983, 0x0072d65d, 0x00000001//output gain }; static u32 coef_8to24[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x0000a105,//header 0x000005e1,//input gain 0x00dca92f, 0xff45647a, 0x0046b59c, 0x00429d1e, 0xff4fec62, 0x00516d30, 0xffdea779, 0xff5e08ba, 0x0060185e, 0xffafbab2, 0xff698d5a, 0x006ce3ae, 0xff9a82d2, 0xff704674, 0x007633c5, 0xff923433, 0xff721128, 0x007cff42, 0x00000003//output gain }; static u32 coef_8to32[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x00006102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000002//output gain }; static u32 coef_8to44[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x0156105,//interpolation + IIR filter 0x0000d649,//input gain 0x00e87afb, 0xff5f69d0, 0x003df3cf, 0x007ce488, 0xff99a5c8, 0x0056a6a0, 0x00344928, 0xffcba3e5, 0x006be470, 0x00137aa7, 0xffe60276, 0x00773410, 0x0005fa2a, 0xfff1ac11, 0x007c795b, 0x00012d36, 0xfff5eca2, 0x007f10ef, 0x00000002,//ouptut gain 0x0021a102,//interpolation + IIR filter 0x00000e00,//input gain 0x00e2e000, 0xff6e1a00, 0x002aaa00, 0x00610a00, 0xff5dda00, 0x003ccc00, 0x00163a00, 0xff3c0400, 0x00633200, 0x00000003,//Output gain 0x00000204,//Farrow filter 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000 }; static u32 coef_8to48[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x00156105,//interpolation + IIR Filter 0x0000d649,//input gain 0x00e87afb, 0xff5f69d0, 0x003df3cf, 0x007ce488, 0xff99a5c8, 0x0056a6a0, 0x00344928, 0xffcba3e5, 0x006be470, 0x00137aa7, 0xffe60276, 0x00773410, 0x0005fa2a, 0xfff1ac11, 0x007c795b, 0x00012d36, 0xfff5eca2, 0x007f10ef, 0x00000002,//ouptut gain 0x0000a102,//interpolation + IIR filter 0x00000e00,//input gain 0x00e2e000, 0xff6e1a00, 0x002aaa00, 0x00610a00, 0xff5dda00, 0x003ccc00, 0x00163a00, 0xff3c0400, 0x00633200, 0x00000003//output gain }; static u32 coef_8to88[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x00186102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000002,//output gain 0x0024a102,//header 0x0000007d,//input gain 0x007d1f20, 0xff1a540e, 0x00678bf9, 0xff916625, 0xff16b0ff, 0x006e433a, 0xff5af660, 0xff0eb91f, 0x00797356, 0x00000003,//output gain 0x00000204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000 }; static u32 coef_8to96[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x00186102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000002,//output gain 0x0000a102,//header 0x0000007d,//input gain 0x007d1f20, 0xff1a540e, 0x00678bf9, 0xff916625, 0xff16b0ff, 0x006e433a, 0xff5af660, 0xff0eb91f, 0x00797356, 0x00000003//output gain }; static u32 coef_11to8[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0000015f,//input gain 0x00a7909c, 0xff241c71, 0x005f5e00, 0xffca77f4, 0xff20dd50, 0x006855eb, 0xff86c552, 0xff18137a, 0x00773648, 0x00000002,//output gain 0x00186102,//header 0x000005f3,//input gain 0x00d816d6, 0xff385383, 0x004fe566, 0x003c548d, 0xff38c23d, 0x005d0b1c, 0xfff02f7d, 0xff31e983, 0x0072d65d, 0x00000002,//output gain 0x00239204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_11to16[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x00186102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000002,//output gain 0x00009204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000 }; static u32 coef_11to22[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x00006102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002//output gain }; static u32 coef_11to24[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x00186102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000002,//output gain 0x00005204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000 }; static u32 coef_11to32[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x00186102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000002,//output gain 0x00246102,//header 0x0000010a,//input gain 0x00c93dc4, 0xff26f5f6, 0x005d1041, 0x001002c4, 0xff245b76, 0x00666002, 0xffc30a45, 0xff1baecd, 0x00765921, 0x00000002,//output gain 0x00009204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000 }; static u32 coef_11to44[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x00006102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000002//output gain }; static u32 coef_11to48[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x00186102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000002,//output gain 0x00246102,//header 0x0000010a,//input gain 0x00c93dc4, 0xff26f5f6, 0x005d1041, 0x001002c4, 0xff245b76, 0x00666002, 0xffc30a45, 0xff1baecd, 0x00765921, 0x00000002,//output gain 0x00005204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000 }; static u32 coef_11to88[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x00186102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000002,//output gain 0x00006102,//header 0x0000010a,//input gain 0x00c93dc4, 0xff26f5f6, 0x005d1041, 0x001002c4, 0xff245b76, 0x00666002, 0xffc30a45, 0xff1baecd, 0x00765921, 0x00000002//output gain }; static u32 coef_11to96[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x00186102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000002,//output gain 0x00246102,//header 0x0000010a,//input gain 0x00c93dc4, 0xff26f5f6, 0x005d1041, 0x001002c4, 0xff245b76, 0x00666002, 0xffc30a45, 0xff1baecd, 0x00765921, 0x00000002,//output gain 0x00000204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000 }; static u32 coef_16to8[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_16to11[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000fa103,//header 0x000001e0,//input gain 0x00de44c0, 0xff380b7f, 0x004ffc73, 0x00494b44, 0xff3d493a, 0x005908bf, 0xffe9a3c8, 0xff425647, 0x006745f7, 0xffc42d61, 0xff40a6c7, 0x00776709, 0x00000003,//output gain 0x001a5204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_16to22[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x0018a102,//header 0x000005d6,//input gain 0x00c6543e, 0xff342935, 0x0052f116, 0x000a1d78, 0xff3330c0, 0x005f88a3, 0xffbee7c0, 0xff2b5ba5, 0x0073eb26, 0x00000003,//output gain 0x00235204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005102,//header 0x0000015f,//input gain 0x00a7909c, 0xff241c71, 0x005f5e00, 0xffca77f4, 0xff20dd50, 0x006855eb, 0xff86c552, 0xff18137a, 0x00773648, 0x00000001//output gain }; static u32 coef_16to24[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x0015a105,//header 0x00000292,//input gain 0x00e4320a, 0xff41d2d9, 0x004911ac, 0x005dd9e3, 0xff4c7d80, 0x0052103e, 0xfff8ebef, 0xff5b6fab, 0x005f0a0d, 0xffc4b414, 0xff68582c, 0x006b38e5, 0xffabb861, 0xff704bec, 0x0074de52, 0xffa19f4c, 0xff729059, 0x007c7e90, 0x00000003,//output gain 0x00005105,//header 0x00000292,//input gain 0x00e4320a, 0xff41d2d9, 0x004911ac, 0x005dd9e3, 0xff4c7d80, 0x0052103e, 0xfff8ebef, 0xff5b6fab, 0x005f0a0d, 0xffc4b414, 0xff68582c, 0x006b38e5, 0xffabb861, 0xff704bec, 0x0074de52, 0xffa19f4c, 0xff729059, 0x007c7e90, 0x00000001//output gain }; static u32 coef_16to32[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x00006102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002//output gain }; static u32 coef_16to44[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x00156105,//interpolation + IIR filter 0x0000d649,//input gain 0x00e87afb, 0xff5f69d0, 0x003df3cf, 0x007ce488, 0xff99a5c8, 0x0056a6a0, 0x00344928, 0xffcba3e5, 0x006be470, 0x00137aa7, 0xffe60276, 0x00773410, 0x0005fa2a, 0xfff1ac11, 0x007c795b, 0x00012d36, 0xfff5eca2, 0x007f10ef, 0x00000002,//output gain 0x0021a102,//interpolation + IIR filter 0x00000e00,//input gain 0x00e2e000, 0xff6e1a00, 0x002aaa00, 0x00610a00, 0xff5dda00, 0x003ccc00, 0x00163a00, 0xff3c0400, 0x00633200, 0x00000003,//output gain 0x002c0204,//Farrow Filter 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005101,//IIR Filter + Decimator 0x0000203c,//input gain 0x00f52d35, 0xff2e2162, 0x005a21e0, 0x00c6f0f0, 0xff2ecd69, 0x006fa78d, 0x00000001//output gain }; static u32 coef_16to48[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x0000a105,//interpolation + IIR Filter 0x00000784,//input gain 0x00cc516e, 0xff2c9639, 0x005ad5b3, 0x0013ad0d, 0xff3d4799, 0x0063ce75, 0xffb6f398, 0xff5138d1, 0x006e9e1f, 0xff9186e5, 0xff5f96a4, 0x0076a86e, 0xff82089c, 0xff676b81, 0x007b9f8a, 0xff7c48a5, 0xff6a31e7, 0x007ebb7b, 0x00000003//output gain }; static u32 coef_16to88[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x0018a102,//header 0x000005d6,//input gain 0x00c6543e, 0xff342935, 0x0052f116, 0x000a1d78, 0xff3330c0, 0x005f88a3, 0xffbee7c0, 0xff2b5ba5, 0x0073eb26, 0x00000003,//output gain 0x00000204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000 }; static u32 coef_16to96[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x0000a102,//header 0x000005d6,//input gain 0x00c6543e, 0xff342935, 0x0052f116, 0x000a1d78, 0xff3330c0, 0x005f88a3, 0xffbee7c0, 0xff2b5ba5, 0x0073eb26, 0x00000003//output gain }; static u32 coef_16to176[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x00186102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000002,//output gain 0x0024a102,//header 0x0000007d,//input gain 0x007d1f20, 0xff1a540e, 0x00678bf9, 0xff916625, 0xff16b0ff, 0x006e433a, 0xff5af660, 0xff0eb91f, 0x00797356, 0x00000003,//output gain 0x00000204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000 }; static u32 coef_16to192[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x00186102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000002,//output gain 0x0000a102,//header 0x0000007d,//input gain 0x007d1f20, 0xff1a540e, 0x00678bf9, 0xff916625, 0xff16b0ff, 0x006e433a, 0xff5af660, 0xff0eb91f, 0x00797356, 0x00000003//output gain }; static u32 coef_22to8[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x000005f3,//input gain 0x00d816d6, 0xff385383, 0x004fe566, 0x003c548d, 0xff38c23d, 0x005d0b1c, 0xfff02f7d, 0xff31e983, 0x0072d65d, 0x00000002,//output gain 0x00179204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_22to11[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_22to16[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0000015f,//input gain 0x00a7909c, 0xff241c71, 0x005f5e00, 0xffca77f4, 0xff20dd50, 0x006855eb, 0xff86c552, 0xff18137a, 0x00773648, 0x00000002,//output gain 0x00186102,//header 0x000005f3,//input gain 0x00d816d6, 0xff385383, 0x004fe566, 0x003c548d, 0xff38c23d, 0x005d0b1c, 0xfff02f7d, 0xff31e983, 0x0072d65d, 0x00000002,//output gain 0x00239204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_22to24[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x00186102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000002,//output gain 0x00235204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005102,//header 0x0001d029,//input gain 0x00f2a98b, 0xff92aa71, 0x001fcd16, 0x00ae9004, 0xffb85140, 0x0041813a, 0x007f8ed1, 0xffd585fc, 0x006a69e6, 0x00000001//output gain }; static u32 coef_22to32[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x00186102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000002,//output gain 0x00009204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000 }; static u32 coef_22to44[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x00006102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002//output gain }; static u32 coef_22to48[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x00186102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000002,//output gain 0x00005204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000 }; static u32 coef_22to88[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x00006102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000002//output gain }; static u32 coef_22to96[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x00186102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000002,//output gain 0x00246102,//header 0x0000010a,//input gain 0x00c93dc4, 0xff26f5f6, 0x005d1041, 0x001002c4, 0xff245b76, 0x00666002, 0xffc30a45, 0xff1baecd, 0x00765921, 0x00000002,//output gain 0x00005204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000 }; static u32 coef_22to176[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x00186102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000002,//output gain 0x00006102,//header 0x0000010a,//input gain 0x00c93dc4, 0xff26f5f6, 0x005d1041, 0x001002c4, 0xff245b76, 0x00666002, 0xffc30a45, 0xff1baecd, 0x00765921, 0x00000002//output gain }; static u32 coef_22to192[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x00186102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000002,//output gain 0x00246102,//header 0x0000010a,//input gain 0x00c93dc4, 0xff26f5f6, 0x005d1041, 0x001002c4, 0xff245b76, 0x00666002, 0xffc30a45, 0xff1baecd, 0x00765921, 0x00000002,//output gain 0x00000204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000 }; static u32 coef_24to8[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x00009105,//header 0x000005e1,//input gain 0x00dca92f, 0xff45647a, 0x0046b59c, 0x00429d1e, 0xff4fec62, 0x00516d30, 0xffdea779, 0xff5e08ba, 0x0060185e, 0xffafbab2, 0xff698d5a, 0x006ce3ae, 0xff9a82d2, 0xff704674, 0x007633c5, 0xff923433, 0xff721128, 0x007cff42, 0x00000001//output gain }; static u32 coef_24to11[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000f6103,//header 0x000001e0,//input gain 0x00de44c0, 0xff380b7f, 0x004ffc73, 0x00494b44, 0xff3d493a, 0x005908bf, 0xffe9a3c8, 0xff425647, 0x006745f7, 0xffc42d61, 0xff40a6c7, 0x00776709, 0x00000002,//output gain 0x001a5204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_24to16[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x00156105,//header 0x00000292,//input gain 0x00e4320a, 0xff41d2d9, 0x004911ac, 0x005dd9e3, 0xff4c7d80, 0x0052103e, 0xfff8ebef, 0xff5b6fab, 0x005f0a0d, 0xffc4b414, 0xff68582c, 0x006b38e5, 0xffabb861, 0xff704bec, 0x0074de52, 0xffa19f4c, 0xff729059, 0x007c7e90, 0x00000002,//output gain 0x00009105,//header 0x00000292,//input gain 0x00e4320a, 0xff41d2d9, 0x004911ac, 0x005dd9e3, 0xff4c7d80, 0x0052103e, 0xfff8ebef, 0xff5b6fab, 0x005f0a0d, 0xffc4b414, 0xff68582c, 0x006b38e5, 0xffabb861, 0xff704bec, 0x0074de52, 0xffa19f4c, 0xff729059, 0x007c7e90, 0x00000001//output gain }; static u32 coef_24to22[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d029,//input gain 0x00f2a98b, 0xff92aa71, 0x001fcd16, 0x00ae9004, 0xffb85140, 0x0041813a, 0x007f8ed1, 0xffd585fc, 0x006a69e6, 0x00000002,//output gain 0x001b6103,//header 0x000001e0,//input gain 0x00de44c0, 0xff380b7f, 0x004ffc73, 0x00494b44, 0xff3d493a, 0x005908bf, 0xffe9a3c8, 0xff425647, 0x006745f7, 0xffc42d61, 0xff40a6c7, 0x00776709, 0x00000002,//output gain 0x00265204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_24to32[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x00186102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000002,//output gain 0x00009102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000001//output gain }; static u32 coef_24to44[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x00186102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000002,//output gain 0x00230204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005102,//header 0x00001685,//input gain 0x00f53ae9, 0xff52f196, 0x003e3e08, 0x00b9f857, 0xff5d8985, 0x0050070a, 0x008c3e86, 0xff6053f0, 0x006d98ef, 0x00000001//output gain }; static u32 coef_24to48[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x00006102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002//output gain }; static u32 coef_24to88[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x00186102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000002,//output gain 0x00246102,//header 0x0000010a,//input gain 0x00c93dc4, 0xff26f5f6, 0x005d1041, 0x001002c4, 0xff245b76, 0x00666002, 0xffc30a45, 0xff1baecd, 0x00765921, 0x00000002,//output gain 0x002f0204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005102,//header 0x00000138,//input gain 0x00d5d232, 0xff2a3bf8, 0x005a785c, 0x0034001b, 0xff283109, 0x006462a6, 0xffe6746a, 0xff1fb09c, 0x00758a91, 0x00000001//output gain }; static u32 coef_24to96[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x00006102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000002//output gain }; static u32 coef_24to176[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x00186102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000002,//output gain 0x00246102,//header 0x0000010a,//input gain 0x00c93dc4, 0xff26f5f6, 0x005d1041, 0x001002c4, 0xff245b76, 0x00666002, 0xffc30a45, 0xff1baecd, 0x00765921, 0x00000002,//output gain 0x00000204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000 }; static u32 coef_24to192[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x00186102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000002,//output gain 0x00006102,//header 0x0000010a,//input gain 0x00c93dc4, 0xff26f5f6, 0x005d1041, 0x001002c4, 0xff245b76, 0x00666002, 0xffc30a45, 0xff1baecd, 0x00765921, 0x00000002//output gain }; static u32 coef_32to8[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c5102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000001,//output gain 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_32to11[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000ca102,//header 0x000000af,//input gain 0x00c65663, 0xff23d2ce, 0x005f97d6, 0x00086ad6, 0xff20ec4f, 0x00683201, 0xffbbbef6, 0xff184447, 0x00770963, 0x00000003,//output gain 0x00175204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x0000d102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000001//output gain }; static u32 coef_32to16[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_32to22[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000fa103,//header 0x000001e0,//input gain 0x00de44c0, 0xff380b7f, 0x004ffc73, 0x00494b44, 0xff3d493a, 0x005908bf, 0xffe9a3c8, 0xff425647, 0x006745f7, 0xffc42d61, 0xff40a6c7, 0x00776709, 0x00000003,//output gain 0x001a5204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_32to24[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000ca102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000003,//output gain 0x0000d102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000001//output gain }; static u32 coef_32to44[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x0018a102,//header 0x000005d6,//input gain 0x00c6543e, 0xff342935, 0x0052f116, 0x000a1d78, 0xff3330c0, 0x005f88a3, 0xffbee7c0, 0xff2b5ba5, 0x0073eb26, 0x00000003,//output gain 0x00235204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005102,//header 0x0000015f,//input gain 0x00a7909c, 0xff241c71, 0x005f5e00, 0xffca77f4, 0xff20dd50, 0x006855eb, 0xff86c552, 0xff18137a, 0x00773648, 0x00000001//output gain }; static u32 coef_32to48[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x0015a105,//header 0x00000292,//input gain 0x00e4320a, 0xff41d2d9, 0x004911ac, 0x005dd9e3, 0xff4c7d80, 0x0052103e, 0xfff8ebef, 0xff5b6fab, 0x005f0a0d, 0xffc4b414, 0xff68582c, 0x006b38e5, 0xffabb861, 0xff704bec, 0x0074de52, 0xffa19f4c, 0xff729059, 0x007c7e90, 0x00000003,//output gain 0x00005105,//header 0x00000292,//input gain 0x00e4320a, 0xff41d2d9, 0x004911ac, 0x005dd9e3, 0xff4c7d80, 0x0052103e, 0xfff8ebef, 0xff5b6fab, 0x005f0a0d, 0xffc4b414, 0xff68582c, 0x006b38e5, 0xffabb861, 0xff704bec, 0x0074de52, 0xffa19f4c, 0xff729059, 0x007c7e90, 0x00000001//output gain }; static u32 coef_32to88[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x0018a102,//header 0x000005d6,//input gain 0x00c6543e, 0xff342935, 0x0052f116, 0x000a1d78, 0xff3330c0, 0x005f88a3, 0xffbee7c0, 0xff2b5ba5, 0x0073eb26, 0x00000003,//output gain 0x00230204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005102,//header 0x000005f3,//input gain 0x00d816d6, 0xff385383, 0x004fe566, 0x003c548d, 0xff38c23d, 0x005d0b1c, 0xfff02f7d, 0xff31e983, 0x0072d65d, 0x00000001//output gain }; static u32 coef_32to96[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x0000a105,//header 0x00000292,//input gain 0x00e4320a, 0xff41d2d9, 0x004911ac, 0x005dd9e3, 0xff4c7d80, 0x0052103e, 0xfff8ebef, 0xff5b6fab, 0x005f0a0d, 0xffc4b414, 0xff68582c, 0x006b38e5, 0xffabb861, 0xff704bec, 0x0074de52, 0xffa19f4c, 0xff729059, 0x007c7e90, 0x00000003//output gain }; static u32 coef_32to176[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x0018a102,//header 0x000005d6,//input gain 0x00c6543e, 0xff342935, 0x0052f116, 0x000a1d78, 0xff3330c0, 0x005f88a3, 0xffbee7c0, 0xff2b5ba5, 0x0073eb26, 0x00000003,//output gain 0x00000204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000 }; static u32 coef_32to192[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x0000a102,//header 0x000005d6,//input gain 0x00c6543e, 0xff342935, 0x0052f116, 0x000a1d78, 0xff3330c0, 0x005f88a3, 0xffbee7c0, 0xff2b5ba5, 0x0073eb26, 0x00000003//output gain }; static u32 coef_44to8[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x00120104,//IIR Filter 0x00000af2,//input gain 0x0057eebe, 0xff1e9863, 0x00652604, 0xff7206ea, 0xff22ad7e, 0x006d47e1, 0xff42a4d7, 0xff26e722, 0x0075fd83, 0xff352f66, 0xff29312b, 0x007b986b, 0xff310a07, 0xff296f51, 0x007eca7c, 0x00000001,//output gain 0x001d9204,//Farrow Filter + decimation 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005105,//IIR Filter + Decimator 0x0000d649,//input gain 0x00e87afb, 0xff5f69d0, 0x003df3cf, 0x007ce488, 0xff99a5c8, 0x0056a6a0, 0x00344928, 0xffcba3e5, 0x006be470, 0x00137aa7, 0xffe60276, 0x00773410, 0x0005fa2a, 0xfff1ac11, 0x007c795b, 0x00012d36, 0xfff5eca2, 0x007f10ef, 0x00000001//output gain }; static u32 coef_44to11[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c5102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000001,//output gain 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_44to16[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x00126104,//IIR Filter + interpolation 0x00000af2,//input gain 0x0057eebe, 0xff1e9863, 0x00652604, 0xff7206ea, 0xff22ad7e, 0x006d47e1, 0xff42a4d7, 0xff26e722, 0x0075fd83, 0xff352f66, 0xff29312b, 0x007b986b, 0xff310a07, 0xff296f51, 0x007eca7c, 0x00000002,//output gain 0x001d9204,//Farrow Filter + decimation 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005105,//IIR Filter + Decimator 0x0000d649,//input gain 0x00e87afb, 0xff5f69d0, 0x003df3cf, 0x007ce488, 0xff99a5c8, 0x0056a6a0, 0x00344928, 0xffcba3e5, 0x006be470, 0x00137aa7, 0xffe60276, 0x00773410, 0x0005fa2a, 0xfff1ac11, 0x007c795b, 0x00012d36, 0xfff5eca2, 0x007f10ef, 0x00000001//output gain }; static u32 coef_44to22[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_44to24[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x00001685,//input gain 0x00f53ae9, 0xff52f196, 0x003e3e08, 0x00b9f857, 0xff5d8985, 0x0050070a, 0x008c3e86, 0xff6053f0, 0x006d98ef, 0x00000002,//output gain 0x00175204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_44to32[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0000015f,//input gain 0x00a7909c, 0xff241c71, 0x005f5e00, 0xffca77f4, 0xff20dd50, 0x006855eb, 0xff86c552, 0xff18137a, 0x00773648, 0x00000002,//output gain 0x00186102,//header 0x000005f3,//input gain 0x00d816d6, 0xff385383, 0x004fe566, 0x003c548d, 0xff38c23d, 0x005d0b1c, 0xfff02f7d, 0xff31e983, 0x0072d65d, 0x00000002,//output gain 0x00239204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_44to48[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x00186102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000002,//output gain 0x00235204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005102,//header 0x0001d029,//input gain 0x00f2a98b, 0xff92aa71, 0x001fcd16, 0x00ae9004, 0xffb85140, 0x0041813a, 0x007f8ed1, 0xffd585fc, 0x006a69e6, 0x00000001//output gain }; static u32 coef_44to88[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x00006102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002//output gain }; static u32 coef_44to96[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x00186102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000002,//output gain 0x00005204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000 }; static u32 coef_44to176[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x00006102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000002//output gain }; static u32 coef_44to192[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x00186102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000002,//output gain 0x00246102,//header 0x0000010a,//input gain 0x00c93dc4, 0xff26f5f6, 0x005d1041, 0x001002c4, 0xff245b76, 0x00666002, 0xffc30a45, 0xff1baecd, 0x00765921, 0x00000002,//output gain 0x00005204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000 }; static u32 coef_48to8[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c9102,//IIR Filter + Decimator 0x00000e00,//input gain 0x00e2e000, 0xff6e1a00, 0x002aaa00, 0x00610a00, 0xff5dda00, 0x003ccc00, 0x00163a00, 0xff3c0400, 0x00633200, 0x00000001,//output gain 0x00005105,//IIR Filter + Decimator 0x0000d649,//input gain 0x00e87afb, 0xff5f69d0, 0x003df3cf, 0x007ce488, 0xff99a5c8, 0x0056a6a0, 0x00344928, 0xffcba3e5, 0x006be470, 0x00137aa7, 0xffe60276, 0x00773410, 0x0005fa2a, 0xfff1ac11, 0x007c795b, 0x00012d36, 0xfff5eca2, 0x007f10ef, 0x00000001//output gain }; static u32 coef_48to11[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x000000af,//input gain 0x00c65663, 0xff23d2ce, 0x005f97d6, 0x00086ad6, 0xff20ec4f, 0x00683201, 0xffbbbef6, 0xff184447, 0x00770963, 0x00000002,//output gain 0x00175204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00235102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000001,//output gain 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_48to16[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x00009105,//IIR Filter + Decimator 0x00000784,//input gain 0x00cc516e, 0xff2c9639, 0x005ad5b3, 0x0013ad0d, 0xff3d4799, 0x0063ce75, 0xffb6f398, 0xff5138d1, 0x006e9e1f, 0xff9186e5, 0xff5f96a4, 0x0076a86e, 0xff82089c, 0xff676b81, 0x007b9f8a, 0xff7c48a5, 0xff6a31e7, 0x007ebb7b, 0x00000001//output gain }; static u32 coef_48to22[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000f6103,//header 0x000001e0,//input gain 0x00de44c0, 0xff380b7f, 0x004ffc73, 0x00494b44, 0xff3d493a, 0x005908bf, 0xffe9a3c8, 0xff425647, 0x006745f7, 0xffc42d61, 0xff40a6c7, 0x00776709, 0x00000002,//output gain 0x001a5204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_48to24[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_48to32[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x00156105,//header 0x00000292,//input gain 0x00e4320a, 0xff41d2d9, 0x004911ac, 0x005dd9e3, 0xff4c7d80, 0x0052103e, 0xfff8ebef, 0xff5b6fab, 0x005f0a0d, 0xffc4b414, 0xff68582c, 0x006b38e5, 0xffabb861, 0xff704bec, 0x0074de52, 0xffa19f4c, 0xff729059, 0x007c7e90, 0x00000002,//output gain 0x00009105,//header 0x00000292,//input gain 0x00e4320a, 0xff41d2d9, 0x004911ac, 0x005dd9e3, 0xff4c7d80, 0x0052103e, 0xfff8ebef, 0xff5b6fab, 0x005f0a0d, 0xffc4b414, 0xff68582c, 0x006b38e5, 0xffabb861, 0xff704bec, 0x0074de52, 0xffa19f4c, 0xff729059, 0x007c7e90, 0x00000001//output gain }; static u32 coef_48to44[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d029,//input gain 0x00f2a98b, 0xff92aa71, 0x001fcd16, 0x00ae9004, 0xffb85140, 0x0041813a, 0x007f8ed1, 0xffd585fc, 0x006a69e6, 0x00000002,//output gain 0x001b6103,//header 0x000001e0,//input gain 0x00de44c0, 0xff380b7f, 0x004ffc73, 0x00494b44, 0xff3d493a, 0x005908bf, 0xffe9a3c8, 0xff425647, 0x006745f7, 0xffc42d61, 0xff40a6c7, 0x00776709, 0x00000002,//output gain 0x00265204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_48to88[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x00186102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000002,//output gain 0x00230204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005102,//header 0x00001685,//input gain 0x00f53ae9, 0xff52f196, 0x003e3e08, 0x00b9f857, 0xff5d8985, 0x0050070a, 0x008c3e86, 0xff6053f0, 0x006d98ef, 0x00000001//output gain }; static u32 coef_48to96[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x00006102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002//output gain }; static u32 coef_48to176[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x00186102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000002,//output gain 0x00246102,//header 0x0000010a,//input gain 0x00c93dc4, 0xff26f5f6, 0x005d1041, 0x001002c4, 0xff245b76, 0x00666002, 0xffc30a45, 0xff1baecd, 0x00765921, 0x00000002,//output gain 0x002f0204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005102,//header 0x00000138,//input gain 0x00d5d232, 0xff2a3bf8, 0x005a785c, 0x0034001b, 0xff283109, 0x006462a6, 0xffe6746a, 0xff1fb09c, 0x00758a91, 0x00000001//output gain }; static u32 coef_48to192[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000002,//output gain 0x00006102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000002//output gain }; static u32 coef_88to8[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c0102,//header 0x00000057,//input gain 0x00a8e717, 0xff1c748d, 0x0065b976, 0xffcbccab, 0xff190aff, 0x006cc1cf, 0xff871ce1, 0xff10d878, 0x0078cfc5, 0x00000001,//output gain 0x00179204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00235102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000001,//output gain 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_88to11[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c5102,//header 0x0000010a,//input gain 0x00c93dc4, 0xff26f5f6, 0x005d1041, 0x001002c4, 0xff245b76, 0x00666002, 0xffc30a45, 0xff1baecd, 0x00765921, 0x00000001,//output gain 0x00185102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000001,//output gain 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_88to16[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c0102,//header 0x000005f3,//input gain 0x00d816d6, 0xff385383, 0x004fe566, 0x003c548d, 0xff38c23d, 0x005d0b1c, 0xfff02f7d, 0xff31e983, 0x0072d65d, 0x00000001,//output gain 0x00179204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_88to22[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c5102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000001,//output gain 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_88to24[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c0102,//header 0x00001685,//input gain 0x00f53ae9, 0xff52f196, 0x003e3e08, 0x00b9f857, 0xff5d8985, 0x0050070a, 0x008c3e86, 0xff6053f0, 0x006d98ef, 0x00000001,//output gain 0x00175204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_88to32[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x000005f3,//input gain 0x00d816d6, 0xff385383, 0x004fe566, 0x003c548d, 0xff38c23d, 0x005d0b1c, 0xfff02f7d, 0xff31e983, 0x0072d65d, 0x00000002,//output gain 0x00179204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_88to44[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_88to48[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x00001685,//input gain 0x00f53ae9, 0xff52f196, 0x003e3e08, 0x00b9f857, 0xff5d8985, 0x0050070a, 0x008c3e86, 0xff6053f0, 0x006d98ef, 0x00000002,//output gain 0x00175204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_88to96[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000002,//output gain 0x00005204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000 }; static u32 coef_88to176[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x00006102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000002//output gain }; static u32 coef_88to192[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000002,//output gain 0x00186102,//header 0x0000010a,//input gain 0x00c93dc4, 0xff26f5f6, 0x005d1041, 0x001002c4, 0xff245b76, 0x00666002, 0xffc30a45, 0xff1baecd, 0x00765921, 0x00000002,//output gain 0x00005204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000 }; static u32 coef_96to8[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c9102,//header 0x0000007d,//input gain 0x007d1f20, 0xff1a540e, 0x00678bf9, 0xff916625, 0xff16b0ff, 0x006e433a, 0xff5af660, 0xff0eb91f, 0x00797356, 0x00000001,//output gain 0x00185102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000001,//output gain 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_96to11[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c0102,//header 0x000000af,//input gain 0x00c65663, 0xff23d2ce, 0x005f97d6, 0x00086ad6, 0xff20ec4f, 0x00683201, 0xffbbbef6, 0xff184447, 0x00770963, 0x00000001,//output gain 0x00175204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00235102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000001,//output gain 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_96to16[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c9102,//header 0x000005d6,//input gain 0x00c6543e, 0xff342935, 0x0052f116, 0x000a1d78, 0xff3330c0, 0x005f88a3, 0xffbee7c0, 0xff2b5ba5, 0x0073eb26, 0x00000001,//output gain 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_96to22[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x000000af,//input gain 0x00c65663, 0xff23d2ce, 0x005f97d6, 0x00086ad6, 0xff20ec4f, 0x00683201, 0xffbbbef6, 0xff184447, 0x00770963, 0x00000002,//output gain 0x00175204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00235102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000001,//output gain 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_96to24[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c5102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000001,//output gain 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_96to32[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x00009105,//header 0x00000292,//input gain 0x00e4320a, 0xff41d2d9, 0x004911ac, 0x005dd9e3, 0xff4c7d80, 0x0052103e, 0xfff8ebef, 0xff5b6fab, 0x005f0a0d, 0xffc4b414, 0xff68582c, 0x006b38e5, 0xffabb861, 0xff704bec, 0x0074de52, 0xffa19f4c, 0xff729059, 0x007c7e90, 0x00000001//output gain }; static u32 coef_96to44[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000f6103,//header 0x000001e0,//input gain 0x00de44c0, 0xff380b7f, 0x004ffc73, 0x00494b44, 0xff3d493a, 0x005908bf, 0xffe9a3c8, 0xff425647, 0x006745f7, 0xffc42d61, 0xff40a6c7, 0x00776709, 0x00000002,//output gain 0x001a5204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_96to48[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_96to88[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000f6103,//header 0x000001e0,//input gain 0x00de44c0, 0xff380b7f, 0x004ffc73, 0x00494b44, 0xff3d493a, 0x005908bf, 0xffe9a3c8, 0xff425647, 0x006745f7, 0xffc42d61, 0xff40a6c7, 0x00776709, 0x00000002,//output gain 0x001a0204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000001//output gain }; static u32 coef_96to176[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000f6103,//header 0x000001e0,//input gain 0x00de44c0, 0xff380b7f, 0x004ffc73, 0x00494b44, 0xff3d493a, 0x005908bf, 0xffe9a3c8, 0xff425647, 0x006745f7, 0xffc42d61, 0xff40a6c7, 0x00776709, 0x00000002,//output gain 0x001b6102,//header 0x000000af,//input gain 0x00c65663, 0xff23d2ce, 0x005f97d6, 0x00086ad6, 0xff20ec4f, 0x00683201, 0xffbbbef6, 0xff184447, 0x00770963, 0x00000002,//output gain 0x00260204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005102,//header 0x0000010a,//input gain 0x00c93dc4, 0xff26f5f6, 0x005d1041, 0x001002c4, 0xff245b76, 0x00666002, 0xffc30a45, 0xff1baecd, 0x00765921, 0x00000001//output gain }; static u32 coef_96to192[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x00006103,//header 0x000001e0,//input gain 0x00de44c0, 0xff380b7f, 0x004ffc73, 0x00494b44, 0xff3d493a, 0x005908bf, 0xffe9a3c8, 0xff425647, 0x006745f7, 0xffc42d61, 0xff40a6c7, 0x00776709, 0x00000002//output gain }; static u32 coef_176to16[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c0102,//header 0x00000057,//input gain 0x00a8e717, 0xff1c748d, 0x0065b976, 0xffcbccab, 0xff190aff, 0x006cc1cf, 0xff871ce1, 0xff10d878, 0x0078cfc5, 0x00000001,//output gain 0x00179204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00235102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000001,//output gain 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_176to22[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c5102,//header 0x0000010a,//input gain 0x00c93dc4, 0xff26f5f6, 0x005d1041, 0x001002c4, 0xff245b76, 0x00666002, 0xffc30a45, 0xff1baecd, 0x00765921, 0x00000001,//output gain 0x00185102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000001,//output gain 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_176to24[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c0102,//header 0x00000138,//input gain 0x00d5d232, 0xff2a3bf8, 0x005a785c, 0x0034001b, 0xff283109, 0x006462a6, 0xffe6746a, 0xff1fb09c, 0x00758a91, 0x00000001,//output gain 0x00175204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00235102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000001,//output gain 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_176to32[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c0102,//header 0x000005f3,//input gain 0x00d816d6, 0xff385383, 0x004fe566, 0x003c548d, 0xff38c23d, 0x005d0b1c, 0xfff02f7d, 0xff31e983, 0x0072d65d, 0x00000001,//output gain 0x00179204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_176to44[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c5102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000001,//output gain 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_176to48[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c0102,//header 0x00001685,//input gain 0x00f53ae9, 0xff52f196, 0x003e3e08, 0x00b9f857, 0xff5d8985, 0x0050070a, 0x008c3e86, 0xff6053f0, 0x006d98ef, 0x00000001,//output gain 0x00175204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_176to88[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x00005102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000001//output gain }; static u32 coef_176to96[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0000010a,//input gain 0x00c93dc4, 0xff26f5f6, 0x005d1041, 0x001002c4, 0xff245b76, 0x00666002, 0xffc30a45, 0xff1baecd, 0x00765921, 0x00000002,//output gain 0x00175204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005103,//header 0x000001e0,//input gain 0x00de44c0, 0xff380b7f, 0x004ffc73, 0x00494b44, 0xff3d493a, 0x005908bf, 0xffe9a3c8, 0xff425647, 0x006745f7, 0xffc42d61, 0xff40a6c7, 0x00776709, 0x00000001//output gain }; static u32 coef_176to192[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x0000010a,//input gain 0x00c93dc4, 0xff26f5f6, 0x005d1041, 0x001002c4, 0xff245b76, 0x00666002, 0xffc30a45, 0xff1baecd, 0x00765921, 0x00000002,//output gain 0x00005204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000 }; static u32 coef_192to16[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c9102,//header 0x0000007d,//input gain 0x007d1f20, 0xff1a540e, 0x00678bf9, 0xff916625, 0xff16b0ff, 0x006e433a, 0xff5af660, 0xff0eb91f, 0x00797356, 0x00000001,//output gain 0x00185102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000001,//output gain 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_192to22[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c0102,//header 0x000000af,//input gain 0x00c65663, 0xff23d2ce, 0x005f97d6, 0x00086ad6, 0xff20ec4f, 0x00683201, 0xffbbbef6, 0xff184447, 0x00770963, 0x00000001,//output gain 0x00175204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00235102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000001,//output gain 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_192to24[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c5102,//header 0x0000010a,//input gain 0x00c93dc4, 0xff26f5f6, 0x005d1041, 0x001002c4, 0xff245b76, 0x00666002, 0xffc30a45, 0xff1baecd, 0x00765921, 0x00000001,//output gain 0x00185102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000001,//output gain 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_192to32[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c9102,//header 0x000005d6,//input gain 0x00c6543e, 0xff342935, 0x0052f116, 0x000a1d78, 0xff3330c0, 0x005f88a3, 0xffbee7c0, 0xff2b5ba5, 0x0073eb26, 0x00000001,//output gain 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_192to44[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x000000af,//input gain 0x00c65663, 0xff23d2ce, 0x005f97d6, 0x00086ad6, 0xff20ec4f, 0x00683201, 0xffbbbef6, 0xff184447, 0x00770963, 0x00000002,//output gain 0x00175204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00235102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000001,//output gain 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_192to48[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c5102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000001,//output gain 0x00005102,//header 0x0001d727,//input gain 0x00fc2fc7, 0xff9bb27b, 0x001c564c, 0x00e55557, 0xffcadd5b, 0x003d80ba, 0x00d13397, 0xfff232f8, 0x00683337, 0x00000001//output gain }; static u32 coef_192to88[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x000000af,//input gain 0x00c65663, 0xff23d2ce, 0x005f97d6, 0x00086ad6, 0xff20ec4f, 0x00683201, 0xffbbbef6, 0xff184447, 0x00770963, 0x00000002,//output gain 0x00175204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005102,//header 0x000013d9,//input gain 0x00ebd477, 0xff4ce383, 0x0042049d, 0x0089c278, 0xff54414d, 0x00531ded, 0x004a5e07, 0xff53cf41, 0x006efbdc, 0x00000001//output gain }; static u32 coef_192to96[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x00005103,//header 0x000001e0,//input gain 0x00de44c0, 0xff380b7f, 0x004ffc73, 0x00494b44, 0xff3d493a, 0x005908bf, 0xffe9a3c8, 0xff425647, 0x006745f7, 0xffc42d61, 0xff40a6c7, 0x00776709, 0x00000001//output gain }; static u32 coef_192to176[TEGRA210_SFC_COEF_RAM_DEPTH] = { 0x000c6102,//header 0x000000af,//input gain 0x00c65663, 0xff23d2ce, 0x005f97d6, 0x00086ad6, 0xff20ec4f, 0x00683201, 0xffbbbef6, 0xff184447, 0x00770963, 0x00000002,//output gain 0x00170204,//farrow 0x000aaaab, 0xffaaaaab, 0xfffaaaab, 0x00555555, 0xff600000, 0xfff55555, 0x00155555, 0x00055555, 0xffeaaaab, 0x00200000, 0x00005102,//header 0x0000010a,//input gain 0x00c93dc4, 0xff26f5f6, 0x005d1041, 0x001002c4, 0xff245b76, 0x00666002, 0xffc30a45, 0xff1baecd, 0x00765921, 0x00000001//output gain }; /* * Coefficient table for various sample rate conversions. The sample * rates available are as per tegra210_sfc_rates[]. */ static s32 *coef_addr_table[TEGRA210_SFC_NUM_RATES][TEGRA210_SFC_NUM_RATES] = { /* Convertions from 8 kHz */ { BYPASS_CONV, coef_8to11, coef_8to16, coef_8to22, coef_8to24, coef_8to32, coef_8to44, coef_8to48, UNSUPP_CONV, coef_8to88, coef_8to96, UNSUPP_CONV, UNSUPP_CONV, }, /* Convertions from 11.025 kHz */ { coef_11to8, BYPASS_CONV, coef_11to16, coef_11to22, coef_11to24, coef_11to32, coef_11to44, coef_11to48, UNSUPP_CONV, coef_11to88, coef_11to96, UNSUPP_CONV, UNSUPP_CONV, }, /* Convertions from 16 kHz */ { coef_16to8, coef_16to11, BYPASS_CONV, coef_16to22, coef_16to24, coef_16to32, coef_16to44, coef_16to48, UNSUPP_CONV, coef_16to88, coef_16to96, coef_16to176, coef_16to192, }, /* Convertions from 22.05 kHz */ { coef_22to8, coef_22to11, coef_22to16, BYPASS_CONV, coef_22to24, coef_22to32, coef_22to44, coef_22to48, UNSUPP_CONV, coef_22to88, coef_22to96, coef_22to176, coef_22to192, }, /* Convertions from 24 kHz */ { coef_24to8, coef_24to11, coef_24to16, coef_24to22, BYPASS_CONV, coef_24to32, coef_24to44, coef_24to48, UNSUPP_CONV, coef_24to88, coef_24to96, coef_24to176, coef_24to192, }, /* Convertions from 32 kHz */ { coef_32to8, coef_32to11, coef_32to16, coef_32to22, coef_32to24, BYPASS_CONV, coef_32to44, coef_32to48, UNSUPP_CONV, coef_32to88, coef_32to96, coef_32to176, coef_32to192, }, /* Convertions from 44.1 kHz */ { coef_44to8, coef_44to11, coef_44to16, coef_44to22, coef_44to24, coef_44to32, BYPASS_CONV, coef_44to48, UNSUPP_CONV, coef_44to88, coef_44to96, coef_44to176, coef_44to192, }, /* Convertions from 48 kHz */ { coef_48to8, coef_48to11, coef_48to16, coef_48to22, coef_48to24, coef_48to32, coef_48to44, BYPASS_CONV, UNSUPP_CONV, coef_48to88, coef_48to96, coef_48to176, coef_48to192, }, /* Convertions from 64 kHz */ { UNSUPP_CONV, UNSUPP_CONV, UNSUPP_CONV, UNSUPP_CONV, UNSUPP_CONV, UNSUPP_CONV, UNSUPP_CONV, UNSUPP_CONV, UNSUPP_CONV, UNSUPP_CONV, UNSUPP_CONV, UNSUPP_CONV, UNSUPP_CONV, }, /* Convertions from 88.2 kHz */ { coef_88to8, coef_88to11, coef_88to16, coef_88to22, coef_88to24, coef_88to32, coef_88to44, coef_88to48, UNSUPP_CONV, BYPASS_CONV, coef_88to96, coef_88to176, coef_88to192, }, /* Convertions from 96 kHz */ { coef_96to8, coef_96to11, coef_96to16, coef_96to22, coef_96to24, coef_96to32, coef_96to44, coef_96to48, UNSUPP_CONV, coef_96to88, BYPASS_CONV, coef_96to176, coef_96to192, }, /* Convertions from 176.4 kHz */ { UNSUPP_CONV, UNSUPP_CONV, coef_176to16, coef_176to22, coef_176to24, coef_176to32, coef_176to44, coef_176to48, UNSUPP_CONV, coef_176to88, coef_176to96, BYPASS_CONV, coef_176to192, }, /* Convertions from 192 kHz */ { UNSUPP_CONV, UNSUPP_CONV, coef_192to16, coef_192to22, coef_192to24, coef_192to32, coef_192to44, coef_192to48, UNSUPP_CONV, coef_192to88, coef_192to96, coef_192to176, BYPASS_CONV, }, }; static int __maybe_unused tegra210_sfc_runtime_suspend(struct device *dev) { struct tegra210_sfc *sfc = dev_get_drvdata(dev); regcache_cache_only(sfc->regmap, true); regcache_mark_dirty(sfc->regmap); return 0; } static int __maybe_unused tegra210_sfc_runtime_resume(struct device *dev) { struct tegra210_sfc *sfc = dev_get_drvdata(dev); regcache_cache_only(sfc->regmap, false); regcache_sync(sfc->regmap); return 0; } static inline void tegra210_sfc_write_ram(struct regmap *regmap, s32 *data) { int i; regmap_write(regmap, TEGRA210_SFC_CFG_RAM_CTRL, TEGRA210_SFC_RAM_CTRL_SEQ_ACCESS_EN | TEGRA210_SFC_RAM_CTRL_ADDR_INIT_EN | TEGRA210_SFC_RAM_CTRL_RW_WRITE); for (i = 0; i < TEGRA210_SFC_COEF_RAM_DEPTH; i++) regmap_write(regmap, TEGRA210_SFC_CFG_RAM_DATA, data[i]); } static int tegra210_sfc_write_coeff_ram(struct snd_soc_component *cmpnt) { struct tegra210_sfc *sfc = dev_get_drvdata(cmpnt->dev); s32 *coeff_ram; /* Bypass */ if (sfc->srate_in == sfc->srate_out) return 0; coeff_ram = coef_addr_table[sfc->srate_in][sfc->srate_out]; if (IS_ERR_OR_NULL(coeff_ram)) { dev_err(cmpnt->dev, "Conversion from %d to %d Hz is not supported\n", sfc->srate_in, sfc->srate_out); return PTR_ERR_OR_ZERO(coeff_ram); } tegra210_sfc_write_ram(sfc->regmap, coeff_ram); regmap_update_bits(sfc->regmap, TEGRA210_SFC_COEF_RAM, TEGRA210_SFC_COEF_RAM_EN, TEGRA210_SFC_COEF_RAM_EN); return 0; } static int tegra210_sfc_set_audio_cif(struct tegra210_sfc *sfc, struct snd_pcm_hw_params *params, unsigned int reg) { unsigned int channels, audio_bits, path; struct tegra_cif_conf cif_conf; memset(&cif_conf, 0, sizeof(struct tegra_cif_conf)); channels = params_channels(params); switch (params_format(params)) { case SNDRV_PCM_FORMAT_S16_LE: audio_bits = TEGRA_ACIF_BITS_16; break; case SNDRV_PCM_FORMAT_S24_LE: case SNDRV_PCM_FORMAT_S32_LE: audio_bits = TEGRA_ACIF_BITS_32; break; default: return -EOPNOTSUPP; } cif_conf.audio_ch = channels; cif_conf.client_ch = channels; cif_conf.audio_bits = audio_bits; cif_conf.client_bits = TEGRA_ACIF_BITS_32; if (reg == TEGRA210_SFC_RX_CIF_CTRL) path = SFC_RX_PATH; else path = SFC_TX_PATH; cif_conf.stereo_conv = sfc->stereo_to_mono[path]; cif_conf.mono_conv = sfc->mono_to_stereo[path]; tegra_set_cif(sfc->regmap, reg, &cif_conf); return 0; } static int tegra210_sfc_soft_reset(struct tegra210_sfc *sfc) { u32 val; /* * Soft Reset: Below performs module soft reset which clears * all FSM logic, flushes flow control of FIFO and resets the * state register. It also brings module back to disabled * state (without flushing the data in the pipe). */ regmap_update_bits(sfc->regmap, TEGRA210_SFC_SOFT_RESET, TEGRA210_SFC_SOFT_RESET_EN, 1); return regmap_read_poll_timeout(sfc->regmap, TEGRA210_SFC_SOFT_RESET, val, !(val & TEGRA210_SFC_SOFT_RESET_EN), 10, 10000); } static int tegra210_sfc_rate_to_idx(struct device *dev, int rate, int *rate_idx) { int i; for (i = 0; i < ARRAY_SIZE(tegra210_sfc_rates); i++) { if (rate == tegra210_sfc_rates[i]) { *rate_idx = i; return 0; } } dev_err(dev, "Sample rate %d Hz is not supported\n", rate); return -EOPNOTSUPP; } static int tegra210_sfc_startup(struct snd_pcm_substream *substream, struct snd_soc_dai *dai) { struct tegra210_sfc *sfc = snd_soc_dai_get_drvdata(dai); int err; regmap_update_bits(sfc->regmap, TEGRA210_SFC_COEF_RAM, TEGRA210_SFC_COEF_RAM_EN, 0); err = tegra210_sfc_soft_reset(sfc); if (err < 0) { dev_err(dai->dev, "Failed to reset SFC in %s, err = %d\n", __func__, err); return err; } return 0; } static int tegra210_sfc_in_hw_params(struct snd_pcm_substream *substream, struct snd_pcm_hw_params *params, struct snd_soc_dai *dai) { struct tegra210_sfc *sfc = snd_soc_dai_get_drvdata(dai); struct device *dev = dai->dev; int err; err = tegra210_sfc_rate_to_idx(dev, params_rate(params), &sfc->srate_in); if (err < 0) return err; err = tegra210_sfc_set_audio_cif(sfc, params, TEGRA210_SFC_RX_CIF_CTRL); if (err < 0) { dev_err(dev, "Can't set SFC RX CIF: %d\n", err); return err; } regmap_write(sfc->regmap, TEGRA210_SFC_RX_FREQ, sfc->srate_in); return err; } static int tegra210_sfc_out_hw_params(struct snd_pcm_substream *substream, struct snd_pcm_hw_params *params, struct snd_soc_dai *dai) { struct tegra210_sfc *sfc = snd_soc_dai_get_drvdata(dai); struct device *dev = dai->dev; int err; err = tegra210_sfc_rate_to_idx(dev, params_rate(params), &sfc->srate_out); if (err < 0) return err; err = tegra210_sfc_set_audio_cif(sfc, params, TEGRA210_SFC_TX_CIF_CTRL); if (err < 0) { dev_err(dev, "Can't set SFC TX CIF: %d\n", err); return err; } regmap_write(sfc->regmap, TEGRA210_SFC_TX_FREQ, sfc->srate_out); return 0; } static int tegra210_sfc_init(struct snd_soc_dapm_widget *w, struct snd_kcontrol *kcontrol, int event) { struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm); return tegra210_sfc_write_coeff_ram(cmpnt); } static int tegra210_sfc_iget_stereo_to_mono(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) { struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol); struct tegra210_sfc *sfc = snd_soc_component_get_drvdata(cmpnt); ucontrol->value.enumerated.item[0] = sfc->stereo_to_mono[SFC_RX_PATH]; return 0; } static int tegra210_sfc_iput_stereo_to_mono(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) { struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol); struct tegra210_sfc *sfc = snd_soc_component_get_drvdata(cmpnt); unsigned int value = ucontrol->value.enumerated.item[0]; if (value == sfc->stereo_to_mono[SFC_RX_PATH]) return 0; sfc->stereo_to_mono[SFC_RX_PATH] = value; return 1; } static int tegra210_sfc_iget_mono_to_stereo(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) { struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol); struct tegra210_sfc *sfc = snd_soc_component_get_drvdata(cmpnt); ucontrol->value.enumerated.item[0] = sfc->mono_to_stereo[SFC_RX_PATH]; return 0; } static int tegra210_sfc_iput_mono_to_stereo(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) { struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol); struct tegra210_sfc *sfc = snd_soc_component_get_drvdata(cmpnt); unsigned int value = ucontrol->value.enumerated.item[0]; if (value == sfc->mono_to_stereo[SFC_RX_PATH]) return 0; sfc->mono_to_stereo[SFC_RX_PATH] = value; return 1; } static int tegra210_sfc_oget_stereo_to_mono(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) { struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol); struct tegra210_sfc *sfc = snd_soc_component_get_drvdata(cmpnt); ucontrol->value.enumerated.item[0] = sfc->stereo_to_mono[SFC_TX_PATH]; return 0; } static int tegra210_sfc_oput_stereo_to_mono(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) { struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol); struct tegra210_sfc *sfc = snd_soc_component_get_drvdata(cmpnt); unsigned int value = ucontrol->value.enumerated.item[0]; if (value == sfc->stereo_to_mono[SFC_TX_PATH]) return 0; sfc->stereo_to_mono[SFC_TX_PATH] = value; return 1; } static int tegra210_sfc_oget_mono_to_stereo(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) { struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol); struct tegra210_sfc *sfc = snd_soc_component_get_drvdata(cmpnt); ucontrol->value.enumerated.item[0] = sfc->mono_to_stereo[SFC_TX_PATH]; return 0; } static int tegra210_sfc_oput_mono_to_stereo(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) { struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol); struct tegra210_sfc *sfc = snd_soc_component_get_drvdata(cmpnt); unsigned int value = ucontrol->value.enumerated.item[0]; if (value == sfc->mono_to_stereo[SFC_TX_PATH]) return 0; sfc->mono_to_stereo[SFC_TX_PATH] = value; return 1; } static const struct snd_soc_dai_ops tegra210_sfc_in_dai_ops = { .hw_params = tegra210_sfc_in_hw_params, .startup = tegra210_sfc_startup, }; static const struct snd_soc_dai_ops tegra210_sfc_out_dai_ops = { .hw_params = tegra210_sfc_out_hw_params, }; static struct snd_soc_dai_driver tegra210_sfc_dais[] = { { .name = "SFC-RX-CIF", .playback = { .stream_name = "RX-CIF-Playback", .channels_min = 1, .channels_max = 2, .rates = SNDRV_PCM_RATE_8000_192000, .formats = SNDRV_PCM_FMTBIT_S8 | SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S32_LE, }, .capture = { .stream_name = "RX-CIF-Capture", .channels_min = 1, .channels_max = 2, .rates = SNDRV_PCM_RATE_8000_192000, .formats = SNDRV_PCM_FMTBIT_S8 | SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S32_LE, }, .ops = &tegra210_sfc_in_dai_ops, }, { .name = "SFC-TX-CIF", .playback = { .stream_name = "TX-CIF-Playback", .channels_min = 1, .channels_max = 2, .rates = SNDRV_PCM_RATE_8000_192000, .formats = SNDRV_PCM_FMTBIT_S8 | SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S32_LE, }, .capture = { .stream_name = "TX-CIF-Capture", .channels_min = 1, .channels_max = 2, .rates = SNDRV_PCM_RATE_8000_192000, .formats = SNDRV_PCM_FMTBIT_S8 | SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S32_LE, }, .ops = &tegra210_sfc_out_dai_ops, }, }; static const struct snd_soc_dapm_widget tegra210_sfc_widgets[] = { SND_SOC_DAPM_AIF_IN("RX", NULL, 0, SND_SOC_NOPM, 0, 0), SND_SOC_DAPM_AIF_OUT_E("TX", NULL, 0, TEGRA210_SFC_ENABLE, TEGRA210_SFC_EN_SHIFT, 0, tegra210_sfc_init, SND_SOC_DAPM_PRE_PMU), }; #define RESAMPLE_ROUTE(sname) \ { "RX XBAR-" sname, NULL, "XBAR-TX" }, \ { "RX-CIF-" sname, NULL, "RX XBAR-" sname }, \ { "RX", NULL, "RX-CIF-" sname }, \ { "TX-CIF-" sname, NULL, "TX" }, \ { "TX XBAR-" sname, NULL, "TX-CIF-" sname }, \ { "XBAR-RX", NULL, "TX XBAR-" sname } static const struct snd_soc_dapm_route tegra210_sfc_routes[] = { { "TX", NULL, "RX" }, RESAMPLE_ROUTE("Playback"), RESAMPLE_ROUTE("Capture"), }; static const char * const tegra210_sfc_stereo_conv_text[] = { "CH0", "CH1", "AVG", }; static const char * const tegra210_sfc_mono_conv_text[] = { "Zero", "Copy", }; static const struct soc_enum tegra210_sfc_stereo_conv_enum = SOC_ENUM_SINGLE(SND_SOC_NOPM, 0, ARRAY_SIZE(tegra210_sfc_stereo_conv_text), tegra210_sfc_stereo_conv_text); static const struct soc_enum tegra210_sfc_mono_conv_enum = SOC_ENUM_SINGLE(SND_SOC_NOPM, 0, ARRAY_SIZE(tegra210_sfc_mono_conv_text), tegra210_sfc_mono_conv_text); static const struct snd_kcontrol_new tegra210_sfc_controls[] = { SOC_ENUM_EXT("Input Stereo To Mono", tegra210_sfc_stereo_conv_enum, tegra210_sfc_iget_stereo_to_mono, tegra210_sfc_iput_stereo_to_mono), SOC_ENUM_EXT("Input Mono To Stereo", tegra210_sfc_mono_conv_enum, tegra210_sfc_iget_mono_to_stereo, tegra210_sfc_iput_mono_to_stereo), SOC_ENUM_EXT("Output Stereo To Mono", tegra210_sfc_stereo_conv_enum, tegra210_sfc_oget_stereo_to_mono, tegra210_sfc_oput_stereo_to_mono), SOC_ENUM_EXT("Output Mono To Stereo", tegra210_sfc_mono_conv_enum, tegra210_sfc_oget_mono_to_stereo, tegra210_sfc_oput_mono_to_stereo), }; static const struct snd_soc_component_driver tegra210_sfc_cmpnt = { .dapm_widgets = tegra210_sfc_widgets, .num_dapm_widgets = ARRAY_SIZE(tegra210_sfc_widgets), .dapm_routes = tegra210_sfc_routes, .num_dapm_routes = ARRAY_SIZE(tegra210_sfc_routes), .controls = tegra210_sfc_controls, .num_controls = ARRAY_SIZE(tegra210_sfc_controls), }; static bool tegra210_sfc_wr_reg(struct device *dev, unsigned int reg) { switch (reg) { case TEGRA210_SFC_RX_INT_MASK ... TEGRA210_SFC_RX_FREQ: case TEGRA210_SFC_TX_INT_MASK ... TEGRA210_SFC_TX_FREQ: case TEGRA210_SFC_ENABLE ... TEGRA210_SFC_CG: case TEGRA210_SFC_COEF_RAM ... TEGRA210_SFC_CFG_RAM_DATA: return true; default: return false; } } static bool tegra210_sfc_rd_reg(struct device *dev, unsigned int reg) { switch (reg) { case TEGRA210_SFC_RX_STATUS ... TEGRA210_SFC_RX_FREQ: case TEGRA210_SFC_TX_STATUS ... TEGRA210_SFC_TX_FREQ: case TEGRA210_SFC_ENABLE ... TEGRA210_SFC_INT_STATUS: case TEGRA210_SFC_COEF_RAM ... TEGRA210_SFC_CFG_RAM_DATA: return true; default: return false; } } static bool tegra210_sfc_volatile_reg(struct device *dev, unsigned int reg) { switch (reg) { case TEGRA210_SFC_RX_STATUS: case TEGRA210_SFC_RX_INT_STATUS: case TEGRA210_SFC_RX_INT_SET: case TEGRA210_SFC_TX_STATUS: case TEGRA210_SFC_TX_INT_STATUS: case TEGRA210_SFC_TX_INT_SET: case TEGRA210_SFC_SOFT_RESET: case TEGRA210_SFC_STATUS: case TEGRA210_SFC_INT_STATUS: case TEGRA210_SFC_CFG_RAM_CTRL: case TEGRA210_SFC_CFG_RAM_DATA: return true; default: return false; } } static bool tegra210_sfc_precious_reg(struct device *dev, unsigned int reg) { switch (reg) { case TEGRA210_SFC_CFG_RAM_DATA: return true; default: return false; } } static const struct regmap_config tegra210_sfc_regmap_config = { .reg_bits = 32, .reg_stride = 4, .val_bits = 32, .max_register = TEGRA210_SFC_CFG_RAM_DATA, .writeable_reg = tegra210_sfc_wr_reg, .readable_reg = tegra210_sfc_rd_reg, .volatile_reg = tegra210_sfc_volatile_reg, .precious_reg = tegra210_sfc_precious_reg, .reg_defaults = tegra210_sfc_reg_defaults, .num_reg_defaults = ARRAY_SIZE(tegra210_sfc_reg_defaults), .cache_type = REGCACHE_FLAT, }; static const struct of_device_id tegra210_sfc_of_match[] = { { .compatible = "nvidia,tegra210-sfc" }, {}, }; MODULE_DEVICE_TABLE(of, tegra210_sfc_of_match); static int tegra210_sfc_platform_probe(struct platform_device *pdev) { struct device *dev = &pdev->dev; struct tegra210_sfc *sfc; void __iomem *regs; int err; sfc = devm_kzalloc(dev, sizeof(*sfc), GFP_KERNEL); if (!sfc) return -ENOMEM; dev_set_drvdata(dev, sfc); regs = devm_platform_ioremap_resource(pdev, 0); if (IS_ERR(regs)) return PTR_ERR(regs); sfc->regmap = devm_regmap_init_mmio(dev, regs, &tegra210_sfc_regmap_config); if (IS_ERR(sfc->regmap)) { dev_err(dev, "regmap init failed\n"); return PTR_ERR(sfc->regmap); } regcache_cache_only(sfc->regmap, true); err = devm_snd_soc_register_component(dev, &tegra210_sfc_cmpnt, tegra210_sfc_dais, ARRAY_SIZE(tegra210_sfc_dais)); if (err) { dev_err(dev, "can't register SFC component, err: %d\n", err); return err; } pm_runtime_enable(&pdev->dev); return 0; } static void tegra210_sfc_platform_remove(struct platform_device *pdev) { pm_runtime_disable(&pdev->dev); } static const struct dev_pm_ops tegra210_sfc_pm_ops = { SET_RUNTIME_PM_OPS(tegra210_sfc_runtime_suspend, tegra210_sfc_runtime_resume, NULL) SET_SYSTEM_SLEEP_PM_OPS(pm_runtime_force_suspend, pm_runtime_force_resume) }; static struct platform_driver tegra210_sfc_driver = { .driver = { .name = "tegra210-sfc", .of_match_table = tegra210_sfc_of_match, .pm = &tegra210_sfc_pm_ops, }, .probe = tegra210_sfc_platform_probe, .remove = tegra210_sfc_platform_remove, }; module_platform_driver(tegra210_sfc_driver) MODULE_AUTHOR("Arun Shamanna Lakshmi <aruns@nvidia.com>"); MODULE_DESCRIPTION("Tegra210 SFC ASoC driver"); MODULE_LICENSE("GPL v2");
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with Cregit http://github.com/cregit/cregit
Version 2.0-RC1