Author | Tokens | Token Proportion | Commits | Commit Proportion |
---|---|---|---|---|
Paul Burton | 1405 | 77.45% | 1 | 14.29% |
Mathieu Desnoyers | 409 | 22.55% | 6 | 85.71% |
Total | 1814 | 7 |
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462
/* SPDX-License-Identifier: LGPL-2.1 OR MIT */ /* * Author: Paul Burton <paul.burton@mips.com> * (C) Copyright 2018 MIPS Tech LLC * (C) Copyright 2016-2022 - Mathieu Desnoyers <mathieu.desnoyers@efficios.com> */ #include "rseq-bits-template.h" #if defined(RSEQ_TEMPLATE_MO_RELAXED) && \ (defined(RSEQ_TEMPLATE_CPU_ID) || defined(RSEQ_TEMPLATE_MM_CID)) static inline __attribute__((always_inline)) int RSEQ_TEMPLATE_IDENTIFIER(rseq_cmpeqv_storev)(intptr_t *v, intptr_t expect, intptr_t newv, int cpu) { RSEQ_INJECT_C(9) __asm__ __volatile__ goto ( RSEQ_ASM_DEFINE_TABLE(9, 1f, 2f, 4f) /* start, commit, abort */ RSEQ_ASM_DEFINE_EXIT_POINT(1f, %l[cmpfail]) #ifdef RSEQ_COMPARE_TWICE RSEQ_ASM_DEFINE_EXIT_POINT(1f, %l[error1]) RSEQ_ASM_DEFINE_EXIT_POINT(1f, %l[error2]) #endif /* Start rseq by storing table entry pointer into rseq_cs. */ RSEQ_ASM_STORE_RSEQ_CS(1, 3f, rseq_cs) RSEQ_ASM_CMP_CPU_ID(cpu_id, current_cpu_id, 4f) RSEQ_INJECT_ASM(3) LONG_L " $4, %[v]\n\t" "bne $4, %[expect], %l[cmpfail]\n\t" RSEQ_INJECT_ASM(4) #ifdef RSEQ_COMPARE_TWICE RSEQ_ASM_CMP_CPU_ID(cpu_id, current_cpu_id, %l[error1]) LONG_L " $4, %[v]\n\t" "bne $4, %[expect], %l[error2]\n\t" #endif /* final store */ LONG_S " %[newv], %[v]\n\t" "2:\n\t" RSEQ_INJECT_ASM(5) "b 5f\n\t" RSEQ_ASM_DEFINE_ABORT(3, 4, "", abort, 1b, 2b, 4f) "5:\n\t" : /* gcc asm goto does not allow outputs */ : [cpu_id] "r" (cpu), [current_cpu_id] "m" (rseq_get_abi()->RSEQ_TEMPLATE_CPU_ID_FIELD), [rseq_cs] "m" (rseq_get_abi()->rseq_cs.arch.ptr), [v] "m" (*v), [expect] "r" (expect), [newv] "r" (newv) RSEQ_INJECT_INPUT : "$4", "memory" RSEQ_INJECT_CLOBBER : abort, cmpfail #ifdef RSEQ_COMPARE_TWICE , error1, error2 #endif ); return 0; abort: RSEQ_INJECT_FAILED return -1; cmpfail: return 1; #ifdef RSEQ_COMPARE_TWICE error1: rseq_bug("cpu_id comparison failed"); error2: rseq_bug("expected value comparison failed"); #endif } static inline __attribute__((always_inline)) int RSEQ_TEMPLATE_IDENTIFIER(rseq_cmpnev_storeoffp_load)(intptr_t *v, intptr_t expectnot, long voffp, intptr_t *load, int cpu) { RSEQ_INJECT_C(9) __asm__ __volatile__ goto ( RSEQ_ASM_DEFINE_TABLE(9, 1f, 2f, 4f) /* start, commit, abort */ RSEQ_ASM_DEFINE_EXIT_POINT(1f, %l[cmpfail]) #ifdef RSEQ_COMPARE_TWICE RSEQ_ASM_DEFINE_EXIT_POINT(1f, %l[error1]) RSEQ_ASM_DEFINE_EXIT_POINT(1f, %l[error2]) #endif /* Start rseq by storing table entry pointer into rseq_cs. */ RSEQ_ASM_STORE_RSEQ_CS(1, 3f, rseq_cs) RSEQ_ASM_CMP_CPU_ID(cpu_id, current_cpu_id, 4f) RSEQ_INJECT_ASM(3) LONG_L " $4, %[v]\n\t" "beq $4, %[expectnot], %l[cmpfail]\n\t" RSEQ_INJECT_ASM(4) #ifdef RSEQ_COMPARE_TWICE RSEQ_ASM_CMP_CPU_ID(cpu_id, current_cpu_id, %l[error1]) LONG_L " $4, %[v]\n\t" "beq $4, %[expectnot], %l[error2]\n\t" #endif LONG_S " $4, %[load]\n\t" LONG_ADDI " $4, %[voffp]\n\t" LONG_L " $4, 0($4)\n\t" /* final store */ LONG_S " $4, %[v]\n\t" "2:\n\t" RSEQ_INJECT_ASM(5) "b 5f\n\t" RSEQ_ASM_DEFINE_ABORT(3, 4, "", abort, 1b, 2b, 4f) "5:\n\t" : /* gcc asm goto does not allow outputs */ : [cpu_id] "r" (cpu), [current_cpu_id] "m" (rseq_get_abi()->RSEQ_TEMPLATE_CPU_ID_FIELD), [rseq_cs] "m" (rseq_get_abi()->rseq_cs.arch.ptr), /* final store input */ [v] "m" (*v), [expectnot] "r" (expectnot), [voffp] "Ir" (voffp), [load] "m" (*load) RSEQ_INJECT_INPUT : "$4", "memory" RSEQ_INJECT_CLOBBER : abort, cmpfail #ifdef RSEQ_COMPARE_TWICE , error1, error2 #endif ); return 0; abort: RSEQ_INJECT_FAILED return -1; cmpfail: return 1; #ifdef RSEQ_COMPARE_TWICE error1: rseq_bug("cpu_id comparison failed"); error2: rseq_bug("expected value comparison failed"); #endif } static inline __attribute__((always_inline)) int RSEQ_TEMPLATE_IDENTIFIER(rseq_addv)(intptr_t *v, intptr_t count, int cpu) { RSEQ_INJECT_C(9) __asm__ __volatile__ goto ( RSEQ_ASM_DEFINE_TABLE(9, 1f, 2f, 4f) /* start, commit, abort */ #ifdef RSEQ_COMPARE_TWICE RSEQ_ASM_DEFINE_EXIT_POINT(1f, %l[error1]) #endif /* Start rseq by storing table entry pointer into rseq_cs. */ RSEQ_ASM_STORE_RSEQ_CS(1, 3f, rseq_cs) RSEQ_ASM_CMP_CPU_ID(cpu_id, current_cpu_id, 4f) RSEQ_INJECT_ASM(3) #ifdef RSEQ_COMPARE_TWICE RSEQ_ASM_CMP_CPU_ID(cpu_id, current_cpu_id, %l[error1]) #endif LONG_L " $4, %[v]\n\t" LONG_ADDI " $4, %[count]\n\t" /* final store */ LONG_S " $4, %[v]\n\t" "2:\n\t" RSEQ_INJECT_ASM(4) "b 5f\n\t" RSEQ_ASM_DEFINE_ABORT(3, 4, "", abort, 1b, 2b, 4f) "5:\n\t" : /* gcc asm goto does not allow outputs */ : [cpu_id] "r" (cpu), [current_cpu_id] "m" (rseq_get_abi()->RSEQ_TEMPLATE_CPU_ID_FIELD), [rseq_cs] "m" (rseq_get_abi()->rseq_cs.arch.ptr), [v] "m" (*v), [count] "Ir" (count) RSEQ_INJECT_INPUT : "$4", "memory" RSEQ_INJECT_CLOBBER : abort #ifdef RSEQ_COMPARE_TWICE , error1 #endif ); return 0; abort: RSEQ_INJECT_FAILED return -1; #ifdef RSEQ_COMPARE_TWICE error1: rseq_bug("cpu_id comparison failed"); #endif } static inline __attribute__((always_inline)) int RSEQ_TEMPLATE_IDENTIFIER(rseq_cmpeqv_cmpeqv_storev)(intptr_t *v, intptr_t expect, intptr_t *v2, intptr_t expect2, intptr_t newv, int cpu) { RSEQ_INJECT_C(9) __asm__ __volatile__ goto ( RSEQ_ASM_DEFINE_TABLE(9, 1f, 2f, 4f) /* start, commit, abort */ RSEQ_ASM_DEFINE_EXIT_POINT(1f, %l[cmpfail]) #ifdef RSEQ_COMPARE_TWICE RSEQ_ASM_DEFINE_EXIT_POINT(1f, %l[error1]) RSEQ_ASM_DEFINE_EXIT_POINT(1f, %l[error2]) RSEQ_ASM_DEFINE_EXIT_POINT(1f, %l[error3]) #endif /* Start rseq by storing table entry pointer into rseq_cs. */ RSEQ_ASM_STORE_RSEQ_CS(1, 3f, rseq_cs) RSEQ_ASM_CMP_CPU_ID(cpu_id, current_cpu_id, 4f) RSEQ_INJECT_ASM(3) LONG_L " $4, %[v]\n\t" "bne $4, %[expect], %l[cmpfail]\n\t" RSEQ_INJECT_ASM(4) LONG_L " $4, %[v2]\n\t" "bne $4, %[expect2], %l[cmpfail]\n\t" RSEQ_INJECT_ASM(5) #ifdef RSEQ_COMPARE_TWICE RSEQ_ASM_CMP_CPU_ID(cpu_id, current_cpu_id, %l[error1]) LONG_L " $4, %[v]\n\t" "bne $4, %[expect], %l[error2]\n\t" LONG_L " $4, %[v2]\n\t" "bne $4, %[expect2], %l[error3]\n\t" #endif /* final store */ LONG_S " %[newv], %[v]\n\t" "2:\n\t" RSEQ_INJECT_ASM(6) "b 5f\n\t" RSEQ_ASM_DEFINE_ABORT(3, 4, "", abort, 1b, 2b, 4f) "5:\n\t" : /* gcc asm goto does not allow outputs */ : [cpu_id] "r" (cpu), [current_cpu_id] "m" (rseq_get_abi()->RSEQ_TEMPLATE_CPU_ID_FIELD), [rseq_cs] "m" (rseq_get_abi()->rseq_cs.arch.ptr), /* cmp2 input */ [v2] "m" (*v2), [expect2] "r" (expect2), /* final store input */ [v] "m" (*v), [expect] "r" (expect), [newv] "r" (newv) RSEQ_INJECT_INPUT : "$4", "memory" RSEQ_INJECT_CLOBBER : abort, cmpfail #ifdef RSEQ_COMPARE_TWICE , error1, error2, error3 #endif ); return 0; abort: RSEQ_INJECT_FAILED return -1; cmpfail: return 1; #ifdef RSEQ_COMPARE_TWICE error1: rseq_bug("cpu_id comparison failed"); error2: rseq_bug("1st expected value comparison failed"); error3: rseq_bug("2nd expected value comparison failed"); #endif } #endif /* #if defined(RSEQ_TEMPLATE_MO_RELAXED) && (defined(RSEQ_TEMPLATE_CPU_ID) || defined(RSEQ_TEMPLATE_MM_CID)) */ #if (defined(RSEQ_TEMPLATE_MO_RELAXED) || defined(RSEQ_TEMPLATE_MO_RELEASE)) && \ (defined(RSEQ_TEMPLATE_CPU_ID) || defined(RSEQ_TEMPLATE_MM_CID)) static inline __attribute__((always_inline)) int RSEQ_TEMPLATE_IDENTIFIER(rseq_cmpeqv_trystorev_storev)(intptr_t *v, intptr_t expect, intptr_t *v2, intptr_t newv2, intptr_t newv, int cpu) { RSEQ_INJECT_C(9) __asm__ __volatile__ goto ( RSEQ_ASM_DEFINE_TABLE(9, 1f, 2f, 4f) /* start, commit, abort */ RSEQ_ASM_DEFINE_EXIT_POINT(1f, %l[cmpfail]) #ifdef RSEQ_COMPARE_TWICE RSEQ_ASM_DEFINE_EXIT_POINT(1f, %l[error1]) RSEQ_ASM_DEFINE_EXIT_POINT(1f, %l[error2]) #endif /* Start rseq by storing table entry pointer into rseq_cs. */ RSEQ_ASM_STORE_RSEQ_CS(1, 3f, rseq_cs) RSEQ_ASM_CMP_CPU_ID(cpu_id, current_cpu_id, 4f) RSEQ_INJECT_ASM(3) LONG_L " $4, %[v]\n\t" "bne $4, %[expect], %l[cmpfail]\n\t" RSEQ_INJECT_ASM(4) #ifdef RSEQ_COMPARE_TWICE RSEQ_ASM_CMP_CPU_ID(cpu_id, current_cpu_id, %l[error1]) LONG_L " $4, %[v]\n\t" "bne $4, %[expect], %l[error2]\n\t" #endif /* try store */ LONG_S " %[newv2], %[v2]\n\t" RSEQ_INJECT_ASM(5) #ifdef RSEQ_TEMPLATE_MO_RELEASE "sync\n\t" /* full sync provides store-release */ #endif /* final store */ LONG_S " %[newv], %[v]\n\t" "2:\n\t" RSEQ_INJECT_ASM(6) "b 5f\n\t" RSEQ_ASM_DEFINE_ABORT(3, 4, "", abort, 1b, 2b, 4f) "5:\n\t" : /* gcc asm goto does not allow outputs */ : [cpu_id] "r" (cpu), [current_cpu_id] "m" (rseq_get_abi()->RSEQ_TEMPLATE_CPU_ID_FIELD), [rseq_cs] "m" (rseq_get_abi()->rseq_cs.arch.ptr), /* try store input */ [v2] "m" (*v2), [newv2] "r" (newv2), /* final store input */ [v] "m" (*v), [expect] "r" (expect), [newv] "r" (newv) RSEQ_INJECT_INPUT : "$4", "memory" RSEQ_INJECT_CLOBBER : abort, cmpfail #ifdef RSEQ_COMPARE_TWICE , error1, error2 #endif ); return 0; abort: RSEQ_INJECT_FAILED return -1; cmpfail: return 1; #ifdef RSEQ_COMPARE_TWICE error1: rseq_bug("cpu_id comparison failed"); error2: rseq_bug("expected value comparison failed"); #endif } static inline __attribute__((always_inline)) int RSEQ_TEMPLATE_IDENTIFIER(rseq_cmpeqv_trymemcpy_storev)(intptr_t *v, intptr_t expect, void *dst, void *src, size_t len, intptr_t newv, int cpu) { uintptr_t rseq_scratch[3]; RSEQ_INJECT_C(9) __asm__ __volatile__ goto ( RSEQ_ASM_DEFINE_TABLE(9, 1f, 2f, 4f) /* start, commit, abort */ RSEQ_ASM_DEFINE_EXIT_POINT(1f, %l[cmpfail]) #ifdef RSEQ_COMPARE_TWICE RSEQ_ASM_DEFINE_EXIT_POINT(1f, %l[error1]) RSEQ_ASM_DEFINE_EXIT_POINT(1f, %l[error2]) #endif LONG_S " %[src], %[rseq_scratch0]\n\t" LONG_S " %[dst], %[rseq_scratch1]\n\t" LONG_S " %[len], %[rseq_scratch2]\n\t" /* Start rseq by storing table entry pointer into rseq_cs. */ RSEQ_ASM_STORE_RSEQ_CS(1, 3f, rseq_cs) RSEQ_ASM_CMP_CPU_ID(cpu_id, current_cpu_id, 4f) RSEQ_INJECT_ASM(3) LONG_L " $4, %[v]\n\t" "bne $4, %[expect], 5f\n\t" RSEQ_INJECT_ASM(4) #ifdef RSEQ_COMPARE_TWICE RSEQ_ASM_CMP_CPU_ID(cpu_id, current_cpu_id, 6f) LONG_L " $4, %[v]\n\t" "bne $4, %[expect], 7f\n\t" #endif /* try memcpy */ "beqz %[len], 333f\n\t" \ "222:\n\t" \ "lb $4, 0(%[src])\n\t" \ "sb $4, 0(%[dst])\n\t" \ LONG_ADDI " %[src], 1\n\t" \ LONG_ADDI " %[dst], 1\n\t" \ LONG_ADDI " %[len], -1\n\t" \ "bnez %[len], 222b\n\t" \ "333:\n\t" \ RSEQ_INJECT_ASM(5) #ifdef RSEQ_TEMPLATE_MO_RELEASE "sync\n\t" /* full sync provides store-release */ #endif /* final store */ LONG_S " %[newv], %[v]\n\t" "2:\n\t" RSEQ_INJECT_ASM(6) /* teardown */ LONG_L " %[len], %[rseq_scratch2]\n\t" LONG_L " %[dst], %[rseq_scratch1]\n\t" LONG_L " %[src], %[rseq_scratch0]\n\t" "b 8f\n\t" RSEQ_ASM_DEFINE_ABORT(3, 4, /* teardown */ LONG_L " %[len], %[rseq_scratch2]\n\t" LONG_L " %[dst], %[rseq_scratch1]\n\t" LONG_L " %[src], %[rseq_scratch0]\n\t", abort, 1b, 2b, 4f) RSEQ_ASM_DEFINE_CMPFAIL(5, /* teardown */ LONG_L " %[len], %[rseq_scratch2]\n\t" LONG_L " %[dst], %[rseq_scratch1]\n\t" LONG_L " %[src], %[rseq_scratch0]\n\t", cmpfail) #ifdef RSEQ_COMPARE_TWICE RSEQ_ASM_DEFINE_CMPFAIL(6, /* teardown */ LONG_L " %[len], %[rseq_scratch2]\n\t" LONG_L " %[dst], %[rseq_scratch1]\n\t" LONG_L " %[src], %[rseq_scratch0]\n\t", error1) RSEQ_ASM_DEFINE_CMPFAIL(7, /* teardown */ LONG_L " %[len], %[rseq_scratch2]\n\t" LONG_L " %[dst], %[rseq_scratch1]\n\t" LONG_L " %[src], %[rseq_scratch0]\n\t", error2) #endif "8:\n\t" : /* gcc asm goto does not allow outputs */ : [cpu_id] "r" (cpu), [current_cpu_id] "m" (rseq_get_abi()->RSEQ_TEMPLATE_CPU_ID_FIELD), [rseq_cs] "m" (rseq_get_abi()->rseq_cs.arch.ptr), /* final store input */ [v] "m" (*v), [expect] "r" (expect), [newv] "r" (newv), /* try memcpy input */ [dst] "r" (dst), [src] "r" (src), [len] "r" (len), [rseq_scratch0] "m" (rseq_scratch[0]), [rseq_scratch1] "m" (rseq_scratch[1]), [rseq_scratch2] "m" (rseq_scratch[2]) RSEQ_INJECT_INPUT : "$4", "memory" RSEQ_INJECT_CLOBBER : abort, cmpfail #ifdef RSEQ_COMPARE_TWICE , error1, error2 #endif ); return 0; abort: RSEQ_INJECT_FAILED return -1; cmpfail: return 1; #ifdef RSEQ_COMPARE_TWICE error1: rseq_bug("cpu_id comparison failed"); error2: rseq_bug("expected value comparison failed"); #endif } #endif /* #if (defined(RSEQ_TEMPLATE_MO_RELAXED) || defined(RSEQ_TEMPLATE_MO_RELEASE)) && (defined(RSEQ_TEMPLATE_CPU_ID) || defined(RSEQ_TEMPLATE_MM_CID)) */ #include "rseq-bits-reset.h"
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with Cregit http://github.com/cregit/cregit
Version 2.0-RC1