Cregit: Linux 6.14: cache.h

Contributors: 11
Author	Tokens	Token Proportion	Commits	Commit Proportion
Nico Pitre	19	30.65%	1	7.14%
Linus Torvalds (pre-git)	12	19.35%	2	14.29%
Dmitry Eremin-Solenikov	12	19.35%	1	7.14%
Russell King	7	11.29%	3	21.43%
Martin Fuzzey	4	6.45%	1	7.14%
Mathieu Desnoyers	2	3.23%	1	7.14%
Sudeep Holla	2	3.23%	1	7.14%
Greg Kroah-Hartman	1	1.61%	1	7.14%
FUJITA Tomonori	1	1.61%	1	7.14%
Joe Perches	1	1.61%	1	7.14%
Kirill A. Shutemov	1	1.61%	1	7.14%
Total	62		14

/* SPDX-License-Identifier: GPL-2.0 */
/*
 *  arch/arm/include/asm/cache.h
 */
#ifndef __ASMARM_CACHE_H
#define __ASMARM_CACHE_H

#define L1_CACHE_SHIFT		CONFIG_ARM_L1_CACHE_SHIFT
#define L1_CACHE_BYTES		(1 << L1_CACHE_SHIFT)

/*
 * Memory returned by kmalloc() may be used for DMA, so we must make
 * sure that all such allocations are cache aligned. Otherwise,
 * unrelated code may cause parts of the buffer to be read into the
 * cache before the transfer is done, causing old data to be seen by
 * the CPU.
 */
#define ARCH_DMA_MINALIGN	L1_CACHE_BYTES

/*
 * With EABI on ARMv5 and above we must have 64-bit aligned slab pointers.
 */
#if defined(CONFIG_AEABI) && (__LINUX_ARM_ARCH__ >= 5)
#define ARCH_SLAB_MINALIGN 8
#endif

#define __read_mostly __section(".data..read_mostly")

#ifndef __ASSEMBLY__
#ifdef CONFIG_ARCH_HAS_CACHE_LINE_SIZE
int cache_line_size(void);
#endif
#endif

#endif