Contributors: 4
| Author |
Tokens |
Token Proportion |
Commits |
Commit Proportion |
| Neil Armstrong |
86 |
78.90% |
5 |
62.50% |
| Martin Blumenstingl |
15 |
13.76% |
1 |
12.50% |
| Sam Ravnborg |
6 |
5.50% |
1 |
12.50% |
| Thomas Gleixner |
2 |
1.83% |
1 |
12.50% |
| Total |
109 |
|
8 |
|
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
* Copyright (C) 2016 BayLibre, SAS
* Author: Neil Armstrong <narmstrong@baylibre.com>
*/
/* Video Clock */
#ifndef __MESON_VCLK_H
#define __MESON_VCLK_H
#include <drm/drm_modes.h>
struct meson_drm;
enum {
MESON_VCLK_TARGET_CVBS = 0,
MESON_VCLK_TARGET_HDMI = 1,
MESON_VCLK_TARGET_DMT = 2,
};
/* 27MHz is the CVBS Pixel Clock */
#define MESON_VCLK_CVBS (27 * 1000 * 1000)
enum drm_mode_status
meson_vclk_dmt_supported_freq(struct meson_drm *priv, unsigned long long freq);
enum drm_mode_status
meson_vclk_vic_supported_freq(struct meson_drm *priv,
unsigned long long phy_freq,
unsigned long long vclk_freq);
void meson_vclk_setup(struct meson_drm *priv, unsigned int target,
unsigned long long phy_freq, unsigned long long vclk_freq,
unsigned long long venc_freq, unsigned long long dac_freq,
bool hdmi_use_enci);
#endif /* __MESON_VCLK_H */