Contributors: 2
Author Tokens Token Proportion Commits Commit Proportion
Sameer Pujar 198 68.75% 1 50.00%
Sheetal 90 31.25% 1 50.00%
Total 288 2 


/* SPDX-License-Identifier: GPL-2.0-only
 * SPDX-FileCopyrightText: Copyright (c) 2021-2025 NVIDIA CORPORATION. All rights reserved.
 *
 * tegra210_adx.h - Definitions for Tegra210 ADX driver
 *
 */

#ifndef __TEGRA210_ADX_H__
#define __TEGRA210_ADX_H__

/* Register offsets from TEGRA210_ADX*_BASE */
#define TEGRA210_ADX_RX_STATUS		0x0c
#define TEGRA210_ADX_RX_INT_STATUS	0x10
#define TEGRA210_ADX_RX_INT_MASK	0x14
#define TEGRA210_ADX_RX_INT_SET		0x18
#define TEGRA210_ADX_RX_INT_CLEAR	0x1c
#define TEGRA210_ADX_RX_CIF_CTRL	0x20
#define TEGRA210_ADX_TX_STATUS		0x4c
#define TEGRA210_ADX_TX_INT_STATUS	0x50
#define TEGRA210_ADX_TX_INT_MASK	0x54
#define TEGRA210_ADX_TX_INT_SET		0x58
#define TEGRA210_ADX_TX_INT_CLEAR	0x5c
#define TEGRA210_ADX_TX1_CIF_CTRL	0x60
#define TEGRA210_ADX_TX2_CIF_CTRL	0x64
#define TEGRA210_ADX_TX3_CIF_CTRL	0x68
#define TEGRA210_ADX_TX4_CIF_CTRL	0x6c
#define TEGRA210_ADX_ENABLE		0x80
#define TEGRA210_ADX_SOFT_RESET		0x84
#define TEGRA210_ADX_CG			0x88
#define TEGRA210_ADX_STATUS		0x8c
#define TEGRA210_ADX_INT_STATUS		0x90
#define TEGRA210_ADX_CTRL		0xa4
#define TEGRA210_ADX_IN_BYTE_EN0	0xa8
#define TEGRA210_ADX_IN_BYTE_EN1	0xac
#define TEGRA210_ADX_CFG_RAM_CTRL	0xb8
#define TEGRA210_ADX_CFG_RAM_DATA	0xbc

#define TEGRA264_ADX_CYA		0xb8
#define TEGRA264_ADX_CFG_RAM_CTRL	0xc0
#define TEGRA264_ADX_CFG_RAM_DATA	0xc4

/* Fields in TEGRA210_ADX_ENABLE */
#define TEGRA210_ADX_ENABLE_SHIFT			0

/* Fields in TEGRA210_ADX_CFG_RAM_CTRL */
#define TEGRA210_ADX_CFG_RAM_CTRL_RAM_ADDR_SHIFT	0

#define TEGRA210_ADX_CFG_RAM_CTRL_RW_SHIFT		14
#define TEGRA210_ADX_CFG_RAM_CTRL_RW_WRITE		(1 << TEGRA210_ADX_CFG_RAM_CTRL_RW_SHIFT)

#define TEGRA210_ADX_CFG_RAM_CTRL_ADDR_INIT_EN_SHIFT	13
#define TEGRA210_ADX_CFG_RAM_CTRL_ADDR_INIT_EN		(1 << TEGRA210_ADX_CFG_RAM_CTRL_ADDR_INIT_EN_SHIFT)

#define TEGRA210_ADX_CFG_RAM_CTRL_SEQ_ACCESS_EN_SHIFT	12
#define TEGRA210_ADX_CFG_RAM_CTRL_SEQ_ACCESS_EN		(1 << TEGRA210_ADX_CFG_RAM_CTRL_SEQ_ACCESS_EN_SHIFT)

/* Fields in TEGRA210_ADX_SOFT_RESET */
#define TEGRA210_ADX_SOFT_RESET_SOFT_RESET_SHIFT	0
#define TEGRA210_ADX_SOFT_RESET_SOFT_RESET_MASK		(1 << TEGRA210_ADX_SOFT_RESET_SOFT_RESET_SHIFT)
#define TEGRA210_ADX_SOFT_RESET_SOFT_EN			(1 << TEGRA210_ADX_SOFT_RESET_SOFT_RESET_SHIFT)
#define TEGRA210_ADX_SOFT_RESET_SOFT_DEFAULT		(0 << TEGRA210_ADX_SOFT_RESET_SOFT_RESET_SHIFT)

#define TEGRA210_ADX_AUDIOCIF_CH_STRIDE		4
#define TEGRA210_ADX_RAM_DEPTH			16
#define TEGRA210_ADX_MAP_STREAM_NUMBER_SHIFT	6
#define TEGRA210_ADX_MAP_WORD_NUMBER_SHIFT	2
#define TEGRA210_ADX_MAP_BYTE_NUMBER_SHIFT	0
#define TEGRA210_ADX_BYTE_MASK_COUNT		2
#define TEGRA210_ADX_MAX_CHANNEL		16
#define TEGRA210_ADX_CYA_OFFSET			0

#define TEGRA264_ADX_RAM_DEPTH			32
#define TEGRA264_ADX_BYTE_MASK_COUNT		4
#define TEGRA264_ADX_MAX_CHANNEL		32
#define TEGRA264_ADX_CYA_OFFSET			8

#define TEGRA_ADX_IN_DAI_ID			4

struct tegra210_adx_soc_data {
	const struct regmap_config *regmap_conf;
	const struct snd_kcontrol_new *controls;
	unsigned int num_controls;
	unsigned int max_ch;
	unsigned int ram_depth;
	unsigned int byte_mask_size;
	unsigned int cya_offset;
};

struct tegra210_adx {
	struct regmap *regmap;
	unsigned int *map;
	unsigned int *byte_mask;
	const struct tegra210_adx_soc_data *soc_data;
};

#endif