Contributors: 3
Author Tokens Token Proportion Commits Commit Proportion
Claudiu Beznea 278 92.36% 3 50.00%
John Madieu 20 6.64% 2 33.33%
Geert Uytterhoeven 3 1.00% 1 16.67%
Total 301 6 


// SPDX-License-Identifier: GPL-2.0
/*
 * RZ/G3S System controller driver
 *
 * Copyright (C) 2024 Renesas Electronics Corp.
 */

#include <linux/bits.h>
#include <linux/device.h>
#include <linux/init.h>

#include "rz-sysc.h"

#define SYS_XSPI_MAP_STAADD_CS0		0x348
#define SYS_XSPI_MAP_ENDADD_CS0		0x34c
#define SYS_XSPI_MAP_STAADD_CS1		0x350
#define SYS_XSPI_MAP_ENDADD_CS1		0x354
#define SYS_GETH0_CFG			0x380
#define SYS_GETH1_CFG			0x390
#define SYS_PCIE_CFG			0x3a0
#define SYS_PCIE_MON			0x3a4
#define SYS_PCIE_ERR_MON		0x3ac
#define SYS_PCIE_PHY			0x3b4
#define SYS_I2C0_CFG			0x400
#define SYS_I2C1_CFG			0x410
#define SYS_I2C2_CFG			0x420
#define SYS_I2C3_CFG			0x430
#define SYS_I3C_CFG			0x440
#define SYS_USB_PWRRDY			0xd70
#define SYS_PCIE_RST_RSM_B		0xd74

static const struct rz_sysc_soc_id_init_data rzg3s_sysc_soc_id_init_data __initconst = {
	.family = "RZ/G3S",
	.id = 0x85e0447,
	.devid_offset = 0xa04,
	.revision_mask = GENMASK(31, 28),
	.specific_id_mask = GENMASK(27, 0),
};

static bool rzg3s_regmap_readable_reg(struct device *dev, unsigned int reg)
{
	switch (reg) {
	case SYS_XSPI_MAP_STAADD_CS0:
	case SYS_XSPI_MAP_ENDADD_CS0:
	case SYS_XSPI_MAP_STAADD_CS1:
	case SYS_XSPI_MAP_ENDADD_CS1:
	case SYS_GETH0_CFG:
	case SYS_GETH1_CFG:
	case SYS_PCIE_CFG:
	case SYS_PCIE_MON:
	case SYS_PCIE_ERR_MON:
	case SYS_PCIE_PHY:
	case SYS_I2C0_CFG:
	case SYS_I2C1_CFG:
	case SYS_I2C2_CFG:
	case SYS_I2C3_CFG:
	case SYS_I3C_CFG:
	case SYS_USB_PWRRDY:
	case SYS_PCIE_RST_RSM_B:
		return true;
	default:
		return false;
	}
}

static bool rzg3s_regmap_writeable_reg(struct device *dev, unsigned int reg)
{
	switch (reg) {
	case SYS_XSPI_MAP_STAADD_CS0:
	case SYS_XSPI_MAP_ENDADD_CS0:
	case SYS_XSPI_MAP_STAADD_CS1:
	case SYS_XSPI_MAP_ENDADD_CS1:
	case SYS_PCIE_CFG:
	case SYS_PCIE_PHY:
	case SYS_I2C0_CFG:
	case SYS_I2C1_CFG:
	case SYS_I2C2_CFG:
	case SYS_I2C3_CFG:
	case SYS_I3C_CFG:
	case SYS_USB_PWRRDY:
	case SYS_PCIE_RST_RSM_B:
		return true;
	default:
		return false;
	}
}

const struct rz_sysc_init_data rzg3s_sysc_init_data __initconst = {
	.soc_id_init_data = &rzg3s_sysc_soc_id_init_data,
	.readable_reg = rzg3s_regmap_readable_reg,
	.writeable_reg = rzg3s_regmap_writeable_reg,
	.max_register = 0xe20,
};