Contributors: 5
| Author |
Tokens |
Token Proportion |
Commits |
Commit Proportion |
| Michal Simek |
125 |
78.62% |
1 |
20.00% |
| Daniel Lezcano |
28 |
17.61% |
1 |
20.00% |
| John Linn |
3 |
1.89% |
1 |
20.00% |
| Thomas Gleixner |
2 |
1.26% |
1 |
20.00% |
| Paul Gortmaker |
1 |
0.63% |
1 |
20.00% |
| Total |
159 |
|
5 |
|
// SPDX-License-Identifier: GPL-2.0-only
/*
* Copyright (C) 2012-2013 Xilinx
*
* CPU idle support for Xilinx Zynq
*
* based on arch/arm/mach-at91/cpuidle.c
*
* The cpu idle uses wait-for-interrupt and RAM self refresh in order
* to implement two idle states -
* #1 wait-for-interrupt
* #2 wait-for-interrupt and RAM self refresh
*
* Maintainer: Michal Simek <michal.simek@xilinx.com>
*/
#include <linux/init.h>
#include <linux/cpuidle.h>
#include <linux/platform_device.h>
#include <asm/cpuidle.h>
#define ZYNQ_MAX_STATES 2
/* Actual code that puts the SoC in different idle states */
static int zynq_enter_idle(struct cpuidle_device *dev,
struct cpuidle_driver *drv, int index)
{
/* Add code for DDR self refresh start */
cpu_do_idle();
return index;
}
static struct cpuidle_driver zynq_idle_driver = {
.name = "zynq_idle",
.owner = THIS_MODULE,
.states = {
ARM_CPUIDLE_WFI_STATE,
{
.enter = zynq_enter_idle,
.exit_latency = 10,
.target_residency = 10000,
.name = "RAM_SR",
.desc = "WFI and RAM Self Refresh",
},
},
.safe_state_index = 0,
.state_count = ZYNQ_MAX_STATES,
};
/* Initialize CPU idle by registering the idle states */
static int zynq_cpuidle_probe(struct platform_device *pdev)
{
pr_info("Xilinx Zynq CpuIdle Driver started\n");
return cpuidle_register(&zynq_idle_driver, NULL);
}
static struct platform_driver zynq_cpuidle_driver = {
.driver = {
.name = "cpuidle-zynq",
},
.probe = zynq_cpuidle_probe,
};
builtin_platform_driver(zynq_cpuidle_driver);