Author | Tokens | Token Proportion | Commits | Commit Proportion |
---|---|---|---|---|
Dmitry Bogdanov | 1600 | 63.75% | 6 | 21.43% |
Nikita Danilov | 371 | 14.78% | 4 | 14.29% |
Dmitry Bezrukov | 234 | 9.32% | 2 | 7.14% |
Igor Russkikh | 223 | 8.88% | 9 | 32.14% |
Mark Starovoytov | 69 | 2.75% | 4 | 14.29% |
David VomLehn | 10 | 0.40% | 2 | 7.14% |
Sameer Saurabh | 3 | 0.12% | 1 | 3.57% |
Total | 2510 | 28 |
// SPDX-License-Identifier: GPL-2.0-only /* Atlantic Network Driver * Copyright (C) 2020 Marvell International Ltd. */ #include <linux/iopoll.h> #include "aq_hw.h" #include "aq_hw_utils.h" #include "aq_nic.h" #include "hw_atl/hw_atl_llh.h" #include "hw_atl2_utils.h" #include "hw_atl2_llh.h" #include "hw_atl2_internal.h" #define AQ_A2_FW_READ_TRY_MAX 1000 #define hw_atl2_shared_buffer_write(HW, ITEM, VARIABLE) \ {\ BUILD_BUG_ON_MSG((offsetof(struct fw_interface_in, ITEM) % \ sizeof(u32)) != 0,\ "Unaligned write " # ITEM);\ BUILD_BUG_ON_MSG((sizeof(VARIABLE) % sizeof(u32)) != 0,\ "Unaligned write length " # ITEM);\ hw_atl2_mif_shared_buf_write(HW,\ (offsetof(struct fw_interface_in, ITEM) / sizeof(u32)),\ (u32 *)&(VARIABLE), sizeof(VARIABLE) / sizeof(u32));\ } #define hw_atl2_shared_buffer_get(HW, ITEM, VARIABLE) \ {\ BUILD_BUG_ON_MSG((offsetof(struct fw_interface_in, ITEM) % \ sizeof(u32)) != 0,\ "Unaligned get " # ITEM);\ BUILD_BUG_ON_MSG((sizeof(VARIABLE) % sizeof(u32)) != 0,\ "Unaligned get length " # ITEM);\ hw_atl2_mif_shared_buf_get(HW, \ (offsetof(struct fw_interface_in, ITEM) / sizeof(u32)),\ (u32 *)&(VARIABLE), \ sizeof(VARIABLE) / sizeof(u32));\ } /* This should never be used on non atomic fields, * treat any > u32 read as non atomic. */ #define hw_atl2_shared_buffer_read(HW, ITEM, VARIABLE) \ {\ BUILD_BUG_ON_MSG((offsetof(struct fw_interface_out, ITEM) % \ sizeof(u32)) != 0,\ "Unaligned read " # ITEM);\ BUILD_BUG_ON_MSG((sizeof(VARIABLE) % sizeof(u32)) != 0,\ "Unaligned read length " # ITEM);\ BUILD_BUG_ON_MSG(sizeof(VARIABLE) > sizeof(u32),\ "Non atomic read " # ITEM);\ hw_atl2_mif_shared_buf_read(HW, \ (offsetof(struct fw_interface_out, ITEM) / sizeof(u32)),\ (u32 *)&(VARIABLE), sizeof(VARIABLE) / sizeof(u32));\ } #define hw_atl2_shared_buffer_read_safe(HW, ITEM, DATA) \ ({\ BUILD_BUG_ON_MSG((offsetof(struct fw_interface_out, ITEM) % \ sizeof(u32)) != 0,\ "Unaligned read_safe " # ITEM);\ BUILD_BUG_ON_MSG((sizeof(((struct fw_interface_out *)0)->ITEM) % \ sizeof(u32)) != 0,\ "Unaligned read_safe length " # ITEM);\ hw_atl2_shared_buffer_read_block((HW), \ (offsetof(struct fw_interface_out, ITEM) / sizeof(u32)),\ sizeof(((struct fw_interface_out *)0)->ITEM) / sizeof(u32),\ (DATA));\ }) static int hw_atl2_shared_buffer_read_block(struct aq_hw_s *self, u32 offset, u32 dwords, void *data) { struct transaction_counter_s tid1, tid2; int cnt = 0; do { do { hw_atl2_shared_buffer_read(self, transaction_id, tid1); cnt++; if (cnt > AQ_A2_FW_READ_TRY_MAX) return -ETIME; if (tid1.transaction_cnt_a != tid1.transaction_cnt_b) mdelay(1); } while (tid1.transaction_cnt_a != tid1.transaction_cnt_b); hw_atl2_mif_shared_buf_read(self, offset, (u32 *)data, dwords); hw_atl2_shared_buffer_read(self, transaction_id, tid2); cnt++; if (cnt > AQ_A2_FW_READ_TRY_MAX) return -ETIME; } while (tid2.transaction_cnt_a != tid2.transaction_cnt_b || tid1.transaction_cnt_a != tid2.transaction_cnt_a); return 0; } static inline int hw_atl2_shared_buffer_finish_ack(struct aq_hw_s *self) { u32 val; int err; hw_atl2_mif_host_finished_write_set(self, 1U); err = readx_poll_timeout_atomic(hw_atl2_mif_mcp_finished_read_get, self, val, val == 0U, 100, 100000U); WARN(err, "hw_atl2_shared_buffer_finish_ack"); return err; } static int aq_a2_fw_init(struct aq_hw_s *self) { struct link_control_s link_control; u32 mtu; u32 val; int err; hw_atl2_shared_buffer_get(self, link_control, link_control); link_control.mode = AQ_HOST_MODE_ACTIVE; hw_atl2_shared_buffer_write(self, link_control, link_control); hw_atl2_shared_buffer_get(self, mtu, mtu); mtu = HW_ATL2_MTU_JUMBO; hw_atl2_shared_buffer_write(self, mtu, mtu); hw_atl2_mif_host_finished_write_set(self, 1U); err = readx_poll_timeout_atomic(hw_atl2_mif_mcp_finished_read_get, self, val, val == 0U, 100, 5000000U); WARN(err, "hw_atl2_shared_buffer_finish_ack"); return err; } static int aq_a2_fw_deinit(struct aq_hw_s *self) { struct link_control_s link_control; hw_atl2_shared_buffer_get(self, link_control, link_control); link_control.mode = AQ_HOST_MODE_SHUTDOWN; hw_atl2_shared_buffer_write(self, link_control, link_control); return hw_atl2_shared_buffer_finish_ack(self); } static void a2_link_speed_mask2fw(u32 speed, struct link_options_s *link_options) { link_options->rate_10G = !!(speed & AQ_NIC_RATE_10G); link_options->rate_5G = !!(speed & AQ_NIC_RATE_5G); link_options->rate_N5G = link_options->rate_5G; link_options->rate_2P5G = !!(speed & AQ_NIC_RATE_2G5); link_options->rate_N2P5G = link_options->rate_2P5G; link_options->rate_1G = !!(speed & AQ_NIC_RATE_1G); link_options->rate_100M = !!(speed & AQ_NIC_RATE_100M); link_options->rate_10M = !!(speed & AQ_NIC_RATE_10M); link_options->rate_1G_hd = !!(speed & AQ_NIC_RATE_1G_HALF); link_options->rate_100M_hd = !!(speed & AQ_NIC_RATE_100M_HALF); link_options->rate_10M_hd = !!(speed & AQ_NIC_RATE_10M_HALF); } static u32 a2_fw_dev_to_eee_mask(struct device_link_caps_s *device_link_caps) { u32 rate = 0; if (device_link_caps->eee_10G) rate |= AQ_NIC_RATE_EEE_10G; if (device_link_caps->eee_5G) rate |= AQ_NIC_RATE_EEE_5G; if (device_link_caps->eee_2P5G) rate |= AQ_NIC_RATE_EEE_2G5; if (device_link_caps->eee_1G) rate |= AQ_NIC_RATE_EEE_1G; if (device_link_caps->eee_100M) rate |= AQ_NIC_RATE_EEE_100M; return rate; } static u32 a2_fw_lkp_to_mask(struct lkp_link_caps_s *lkp_link_caps) { u32 rate = 0; if (lkp_link_caps->rate_10G) rate |= AQ_NIC_RATE_10G; if (lkp_link_caps->rate_5G) rate |= AQ_NIC_RATE_5G; if (lkp_link_caps->rate_2P5G) rate |= AQ_NIC_RATE_2G5; if (lkp_link_caps->rate_1G) rate |= AQ_NIC_RATE_1G; if (lkp_link_caps->rate_1G_hd) rate |= AQ_NIC_RATE_1G_HALF; if (lkp_link_caps->rate_100M) rate |= AQ_NIC_RATE_100M; if (lkp_link_caps->rate_100M_hd) rate |= AQ_NIC_RATE_100M_HALF; if (lkp_link_caps->rate_10M) rate |= AQ_NIC_RATE_10M; if (lkp_link_caps->rate_10M_hd) rate |= AQ_NIC_RATE_10M_HALF; if (lkp_link_caps->eee_10G) rate |= AQ_NIC_RATE_EEE_10G; if (lkp_link_caps->eee_5G) rate |= AQ_NIC_RATE_EEE_5G; if (lkp_link_caps->eee_2P5G) rate |= AQ_NIC_RATE_EEE_2G5; if (lkp_link_caps->eee_1G) rate |= AQ_NIC_RATE_EEE_1G; if (lkp_link_caps->eee_100M) rate |= AQ_NIC_RATE_EEE_100M; return rate; } static int aq_a2_fw_set_link_speed(struct aq_hw_s *self, u32 speed) { struct link_options_s link_options; hw_atl2_shared_buffer_get(self, link_options, link_options); link_options.link_up = 1U; a2_link_speed_mask2fw(speed, &link_options); hw_atl2_shared_buffer_write(self, link_options, link_options); return hw_atl2_shared_buffer_finish_ack(self); } static void aq_a2_fw_set_mpi_flow_control(struct aq_hw_s *self, struct link_options_s *link_options) { u32 flow_control = self->aq_nic_cfg->fc.req; link_options->pause_rx = !!(flow_control & AQ_NIC_FC_RX); link_options->pause_tx = !!(flow_control & AQ_NIC_FC_TX); } static void aq_a2_fw_upd_eee_rate_bits(struct aq_hw_s *self, struct link_options_s *link_options, u32 eee_speeds) { link_options->eee_10G = !!(eee_speeds & AQ_NIC_RATE_EEE_10G); link_options->eee_5G = !!(eee_speeds & AQ_NIC_RATE_EEE_5G); link_options->eee_2P5G = !!(eee_speeds & AQ_NIC_RATE_EEE_2G5); link_options->eee_1G = !!(eee_speeds & AQ_NIC_RATE_EEE_1G); link_options->eee_100M = !!(eee_speeds & AQ_NIC_RATE_EEE_100M); } static int aq_a2_fw_set_state(struct aq_hw_s *self, enum hal_atl_utils_fw_state_e state) { struct link_options_s link_options; hw_atl2_shared_buffer_get(self, link_options, link_options); switch (state) { case MPI_INIT: link_options.link_up = 1U; aq_a2_fw_upd_eee_rate_bits(self, &link_options, self->aq_nic_cfg->eee_speeds); aq_a2_fw_set_mpi_flow_control(self, &link_options); break; case MPI_DEINIT: link_options.link_up = 0U; break; case MPI_RESET: case MPI_POWER: /* No actions */ break; } hw_atl2_shared_buffer_write(self, link_options, link_options); return hw_atl2_shared_buffer_finish_ack(self); } static int aq_a2_fw_update_link_status(struct aq_hw_s *self) { struct lkp_link_caps_s lkp_link_caps; struct link_status_s link_status; hw_atl2_shared_buffer_read(self, link_status, link_status); switch (link_status.link_rate) { case AQ_A2_FW_LINK_RATE_10G: self->aq_link_status.mbps = 10000; break; case AQ_A2_FW_LINK_RATE_5G: self->aq_link_status.mbps = 5000; break; case AQ_A2_FW_LINK_RATE_2G5: self->aq_link_status.mbps = 2500; break; case AQ_A2_FW_LINK_RATE_1G: self->aq_link_status.mbps = 1000; break; case AQ_A2_FW_LINK_RATE_100M: self->aq_link_status.mbps = 100; break; case AQ_A2_FW_LINK_RATE_10M: self->aq_link_status.mbps = 10; break; default: self->aq_link_status.mbps = 0; } self->aq_link_status.full_duplex = link_status.duplex; hw_atl2_shared_buffer_read(self, lkp_link_caps, lkp_link_caps); self->aq_link_status.lp_link_speed_msk = a2_fw_lkp_to_mask(&lkp_link_caps); self->aq_link_status.lp_flow_control = ((lkp_link_caps.pause_rx) ? AQ_NIC_FC_RX : 0) | ((lkp_link_caps.pause_tx) ? AQ_NIC_FC_TX : 0); return 0; } static int aq_a2_fw_get_mac_permanent(struct aq_hw_s *self, u8 *mac) { struct mac_address_aligned_s mac_address; hw_atl2_shared_buffer_get(self, mac_address, mac_address); ether_addr_copy(mac, (u8 *)mac_address.aligned.mac_address); return 0; } static void aq_a2_fill_a0_stats(struct aq_hw_s *self, struct statistics_s *stats) { struct hw_atl2_priv *priv = (struct hw_atl2_priv *)self->priv; struct aq_stats_s *cs = &self->curr_stats; struct aq_stats_s curr_stats = *cs; bool corrupted_stats = false; #define AQ_SDELTA(_N, _F) \ do { \ if (!corrupted_stats && \ ((s64)(stats->a0.msm._F - priv->last_stats.a0.msm._F)) >= 0) \ curr_stats._N += stats->a0.msm._F - priv->last_stats.a0.msm._F;\ else \ corrupted_stats = true; \ } while (0) if (self->aq_link_status.mbps) { AQ_SDELTA(uprc, rx_unicast_frames); AQ_SDELTA(mprc, rx_multicast_frames); AQ_SDELTA(bprc, rx_broadcast_frames); AQ_SDELTA(erpr, rx_error_frames); AQ_SDELTA(uptc, tx_unicast_frames); AQ_SDELTA(mptc, tx_multicast_frames); AQ_SDELTA(bptc, tx_broadcast_frames); AQ_SDELTA(erpt, tx_errors); AQ_SDELTA(ubrc, rx_unicast_octets); AQ_SDELTA(ubtc, tx_unicast_octets); AQ_SDELTA(mbrc, rx_multicast_octets); AQ_SDELTA(mbtc, tx_multicast_octets); AQ_SDELTA(bbrc, rx_broadcast_octets); AQ_SDELTA(bbtc, tx_broadcast_octets); if (!corrupted_stats) *cs = curr_stats; } #undef AQ_SDELTA } static void aq_a2_fill_b0_stats(struct aq_hw_s *self, struct statistics_s *stats) { struct hw_atl2_priv *priv = (struct hw_atl2_priv *)self->priv; struct aq_stats_s *cs = &self->curr_stats; struct aq_stats_s curr_stats = *cs; bool corrupted_stats = false; #define AQ_SDELTA(_N, _F) \ do { \ if (!corrupted_stats && \ ((s64)(stats->b0._F - priv->last_stats.b0._F)) >= 0) \ curr_stats._N += stats->b0._F - priv->last_stats.b0._F; \ else \ corrupted_stats = true; \ } while (0) if (self->aq_link_status.mbps) { AQ_SDELTA(uprc, rx_unicast_frames); AQ_SDELTA(mprc, rx_multicast_frames); AQ_SDELTA(bprc, rx_broadcast_frames); AQ_SDELTA(erpr, rx_errors); AQ_SDELTA(brc, rx_good_octets); AQ_SDELTA(uptc, tx_unicast_frames); AQ_SDELTA(mptc, tx_multicast_frames); AQ_SDELTA(bptc, tx_broadcast_frames); AQ_SDELTA(erpt, tx_errors); AQ_SDELTA(btc, tx_good_octets); if (!corrupted_stats) *cs = curr_stats; } #undef AQ_SDELTA } static int aq_a2_fw_update_stats(struct aq_hw_s *self) { struct hw_atl2_priv *priv = (struct hw_atl2_priv *)self->priv; struct aq_stats_s *cs = &self->curr_stats; struct statistics_s stats; struct version_s version; int err; err = hw_atl2_shared_buffer_read_safe(self, version, &version); if (err) return err; err = hw_atl2_shared_buffer_read_safe(self, stats, &stats); if (err) return err; if (version.drv_iface_ver == AQ_A2_FW_INTERFACE_A0) aq_a2_fill_a0_stats(self, &stats); else aq_a2_fill_b0_stats(self, &stats); cs->dma_pkt_rc = hw_atl_stats_rx_dma_good_pkt_counter_get(self); cs->dma_pkt_tc = hw_atl_stats_tx_dma_good_pkt_counter_get(self); cs->dma_oct_rc = hw_atl_stats_rx_dma_good_octet_counter_get(self); cs->dma_oct_tc = hw_atl_stats_tx_dma_good_octet_counter_get(self); cs->dpc = hw_atl_rpb_rx_dma_drop_pkt_cnt_get(self); memcpy(&priv->last_stats, &stats, sizeof(stats)); return 0; } static int aq_a2_fw_get_phy_temp(struct aq_hw_s *self, int *temp) { struct phy_health_monitor_s phy_health_monitor; hw_atl2_shared_buffer_read_safe(self, phy_health_monitor, &phy_health_monitor); *temp = (int8_t)phy_health_monitor.phy_temperature * 1000; return 0; } static int aq_a2_fw_get_mac_temp(struct aq_hw_s *self, int *temp) { /* There's only one temperature sensor on A2, use it for * both MAC and PHY. */ return aq_a2_fw_get_phy_temp(self, temp); } static int aq_a2_fw_set_eee_rate(struct aq_hw_s *self, u32 speed) { struct link_options_s link_options; hw_atl2_shared_buffer_get(self, link_options, link_options); aq_a2_fw_upd_eee_rate_bits(self, &link_options, speed); hw_atl2_shared_buffer_write(self, link_options, link_options); return hw_atl2_shared_buffer_finish_ack(self); } static int aq_a2_fw_get_eee_rate(struct aq_hw_s *self, u32 *rate, u32 *supported_rates) { struct device_link_caps_s device_link_caps; struct lkp_link_caps_s lkp_link_caps; hw_atl2_shared_buffer_read(self, device_link_caps, device_link_caps); hw_atl2_shared_buffer_read(self, lkp_link_caps, lkp_link_caps); *supported_rates = a2_fw_dev_to_eee_mask(&device_link_caps); *rate = a2_fw_lkp_to_mask(&lkp_link_caps); return 0; } static int aq_a2_fw_renegotiate(struct aq_hw_s *self) { struct link_options_s link_options; int err; hw_atl2_shared_buffer_get(self, link_options, link_options); link_options.link_renegotiate = 1U; hw_atl2_shared_buffer_write(self, link_options, link_options); err = hw_atl2_shared_buffer_finish_ack(self); /* We should put renegotiate status back to zero * after command completes */ link_options.link_renegotiate = 0U; hw_atl2_shared_buffer_write(self, link_options, link_options); return err; } static int aq_a2_fw_set_flow_control(struct aq_hw_s *self) { struct link_options_s link_options; hw_atl2_shared_buffer_get(self, link_options, link_options); aq_a2_fw_set_mpi_flow_control(self, &link_options); hw_atl2_shared_buffer_write(self, link_options, link_options); return hw_atl2_shared_buffer_finish_ack(self); } static u32 aq_a2_fw_get_flow_control(struct aq_hw_s *self, u32 *fcmode) { struct link_status_s link_status; hw_atl2_shared_buffer_read(self, link_status, link_status); *fcmode = ((link_status.pause_rx) ? AQ_NIC_FC_RX : 0) | ((link_status.pause_tx) ? AQ_NIC_FC_TX : 0); return 0; } static int aq_a2_fw_set_phyloopback(struct aq_hw_s *self, u32 mode, bool enable) { struct link_options_s link_options; hw_atl2_shared_buffer_get(self, link_options, link_options); switch (mode) { case AQ_HW_LOOPBACK_PHYINT_SYS: link_options.internal_loopback = enable; break; case AQ_HW_LOOPBACK_PHYEXT_SYS: link_options.external_loopback = enable; break; default: return -EINVAL; } hw_atl2_shared_buffer_write(self, link_options, link_options); return hw_atl2_shared_buffer_finish_ack(self); } u32 hw_atl2_utils_get_fw_version(struct aq_hw_s *self) { struct version_s version; hw_atl2_shared_buffer_read_safe(self, version, &version); /* A2 FW version is stored in reverse order */ return version.bundle.major << 24 | version.bundle.minor << 16 | version.bundle.build; } int hw_atl2_utils_get_action_resolve_table_caps(struct aq_hw_s *self, u8 *base_index, u8 *count) { struct filter_caps_s filter_caps; int err; err = hw_atl2_shared_buffer_read_safe(self, filter_caps, &filter_caps); if (err) return err; *base_index = filter_caps.rslv_tbl_base_index; *count = filter_caps.rslv_tbl_count; return 0; } static int aq_a2_fw_set_downshift(struct aq_hw_s *self, u32 counter) { struct link_options_s link_options; hw_atl2_shared_buffer_get(self, link_options, link_options); link_options.downshift = !!counter; link_options.downshift_retry = counter; hw_atl2_shared_buffer_write(self, link_options, link_options); return hw_atl2_shared_buffer_finish_ack(self); } const struct aq_fw_ops aq_a2_fw_ops = { .init = aq_a2_fw_init, .deinit = aq_a2_fw_deinit, .reset = NULL, .renegotiate = aq_a2_fw_renegotiate, .get_mac_permanent = aq_a2_fw_get_mac_permanent, .set_link_speed = aq_a2_fw_set_link_speed, .set_state = aq_a2_fw_set_state, .update_link_status = aq_a2_fw_update_link_status, .update_stats = aq_a2_fw_update_stats, .get_mac_temp = aq_a2_fw_get_mac_temp, .get_phy_temp = aq_a2_fw_get_phy_temp, .set_eee_rate = aq_a2_fw_set_eee_rate, .get_eee_rate = aq_a2_fw_get_eee_rate, .set_flow_control = aq_a2_fw_set_flow_control, .get_flow_control = aq_a2_fw_get_flow_control, .set_phyloopback = aq_a2_fw_set_phyloopback, .set_downshift = aq_a2_fw_set_downshift, };
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with Cregit http://github.com/cregit/cregit
Version 2.0-RC1