Contributors: 15
Author Tokens Token Proportion Commits Commit Proportion
Borislav Petkov 53 20.46% 5 18.52%
Andi Kleen 47 18.15% 2 7.41%
Dmitry Adamushko 43 16.60% 2 7.41%
Thomas Gleixner 36 13.90% 2 7.41%
Peter Oruba 29 11.20% 4 14.81%
Fenghua Yu 24 9.27% 3 11.11%
Ashok Raj 6 2.32% 1 3.70%
Rusty Russell 6 2.32% 1 3.70%
Jithu Joseph 5 1.93% 1 3.70%
H. Peter Anvin 3 1.16% 1 3.70%
Zachary Amsden 2 0.77% 1 3.70%
Shaohua Li 2 0.77% 1 3.70%
Greg Kroah-Hartman 1 0.39% 1 3.70%
Gustavo A. R. Silva 1 0.39% 1 3.70%
Tigran Aivazian 1 0.39% 1 3.70%
Total 259 27 


/* SPDX-License-Identifier: GPL-2.0 */
#ifndef _ASM_X86_MICROCODE_H
#define _ASM_X86_MICROCODE_H

struct cpu_signature {
	unsigned int sig;
	unsigned int pf;
	unsigned int rev;
};

struct ucode_cpu_info {
	struct cpu_signature	cpu_sig;
	void			*mc;
};

#ifdef CONFIG_MICROCODE
void load_ucode_bsp(void);
void load_ucode_ap(void);
void microcode_bsp_resume(void);
#else
static inline void load_ucode_bsp(void)	{ }
static inline void load_ucode_ap(void) { }
static inline void microcode_bsp_resume(void) { }
#endif

#ifdef CONFIG_CPU_SUP_INTEL
/* Intel specific microcode defines. Public for IFS */
struct microcode_header_intel {
	unsigned int	hdrver;
	unsigned int	rev;
	unsigned int	date;
	unsigned int	sig;
	unsigned int	cksum;
	unsigned int	ldrver;
	unsigned int	pf;
	unsigned int	datasize;
	unsigned int	totalsize;
	unsigned int	metasize;
	unsigned int	reserved[2];
};

struct microcode_intel {
	struct microcode_header_intel	hdr;
	unsigned int			bits[];
};

#define DEFAULT_UCODE_DATASIZE		(2000)
#define MC_HEADER_SIZE			(sizeof(struct microcode_header_intel))
#define MC_HEADER_TYPE_MICROCODE	1
#define MC_HEADER_TYPE_IFS		2

static inline int intel_microcode_get_datasize(struct microcode_header_intel *hdr)
{
	return hdr->datasize ? : DEFAULT_UCODE_DATASIZE;
}

static inline u32 intel_get_microcode_revision(void)
{
	u32 rev, dummy;

	native_wrmsrl(MSR_IA32_UCODE_REV, 0);

	/* As documented in the SDM: Do a CPUID 1 here */
	native_cpuid_eax(1);

	/* get the current revision from MSR 0x8B */
	native_rdmsr(MSR_IA32_UCODE_REV, dummy, rev);

	return rev;
}

void show_ucode_info_early(void);

#else /* CONFIG_CPU_SUP_INTEL */
static inline void show_ucode_info_early(void) { }
#endif /* !CONFIG_CPU_SUP_INTEL */

#endif /* _ASM_X86_MICROCODE_H */