Author | Tokens | Token Proportion | Commits | Commit Proportion |
---|---|---|---|---|
Ben Skeggs | 498 | 72.70% | 7 | 46.67% |
Roy Spliet | 186 | 27.15% | 7 | 46.67% |
Ilia Mirkin | 1 | 0.15% | 1 | 6.67% |
Total | 685 | 15 |
/* SPDX-License-Identifier: MIT */ #ifndef __NVBIOS_RAMCFG_H__ #define __NVBIOS_RAMCFG_H__ struct nvbios_ramcfg { unsigned rammap_ver; unsigned rammap_hdr; unsigned rammap_min; unsigned rammap_max; union { struct { unsigned rammap_00_16_20:1; unsigned rammap_00_16_40:1; unsigned rammap_00_17_02:1; }; struct { unsigned rammap_10_04_02:1; unsigned rammap_10_04_08:1; }; struct { unsigned rammap_11_08_01:1; unsigned rammap_11_08_0c:2; unsigned rammap_11_08_10:1; unsigned rammap_11_09_01ff:9; unsigned rammap_11_0a_03fe:9; unsigned rammap_11_0a_0400:1; unsigned rammap_11_0a_0800:1; unsigned rammap_11_0b_01f0:5; unsigned rammap_11_0b_0200:1; unsigned rammap_11_0b_0400:1; unsigned rammap_11_0b_0800:1; unsigned rammap_11_0d:8; unsigned rammap_11_0e:8; unsigned rammap_11_0f:8; unsigned rammap_11_11_0c:2; }; }; unsigned ramcfg_ver; unsigned ramcfg_hdr; unsigned ramcfg_timing; unsigned ramcfg_DLLoff; unsigned ramcfg_RON; unsigned ramcfg_FBVDDQ; union { struct { unsigned ramcfg_00_03_01:1; unsigned ramcfg_00_03_02:1; unsigned ramcfg_00_03_08:1; unsigned ramcfg_00_03_10:1; unsigned ramcfg_00_04_02:1; unsigned ramcfg_00_04_04:1; unsigned ramcfg_00_04_20:1; unsigned ramcfg_00_05:8; unsigned ramcfg_00_06:8; unsigned ramcfg_00_07:8; unsigned ramcfg_00_08:8; unsigned ramcfg_00_09:8; unsigned ramcfg_00_0a_0f:4; unsigned ramcfg_00_0a_f0:4; }; struct { unsigned ramcfg_10_02_01:1; unsigned ramcfg_10_02_02:1; unsigned ramcfg_10_02_04:1; unsigned ramcfg_10_02_08:1; unsigned ramcfg_10_02_10:1; unsigned ramcfg_10_02_20:1; unsigned ramcfg_10_03_0f:4; unsigned ramcfg_10_04_01:1; unsigned ramcfg_10_05:8; unsigned ramcfg_10_06:8; unsigned ramcfg_10_07:8; unsigned ramcfg_10_08:8; unsigned ramcfg_10_09_0f:4; unsigned ramcfg_10_09_f0:4; }; struct { unsigned ramcfg_11_01_01:1; unsigned ramcfg_11_01_02:1; unsigned ramcfg_11_01_04:1; unsigned ramcfg_11_01_08:1; unsigned ramcfg_11_01_10:1; unsigned ramcfg_11_01_40:1; unsigned ramcfg_11_01_80:1; unsigned ramcfg_11_02_03:2; unsigned ramcfg_11_02_04:1; unsigned ramcfg_11_02_08:1; unsigned ramcfg_11_02_10:1; unsigned ramcfg_11_02_40:1; unsigned ramcfg_11_02_80:1; unsigned ramcfg_11_03_0f:4; unsigned ramcfg_11_03_30:2; unsigned ramcfg_11_03_c0:2; unsigned ramcfg_11_03_f0:4; unsigned ramcfg_11_04:8; unsigned ramcfg_11_06:8; unsigned ramcfg_11_07_02:1; unsigned ramcfg_11_07_04:1; unsigned ramcfg_11_07_08:1; unsigned ramcfg_11_07_10:1; unsigned ramcfg_11_07_40:1; unsigned ramcfg_11_07_80:1; unsigned ramcfg_11_08_01:1; unsigned ramcfg_11_08_02:1; unsigned ramcfg_11_08_04:1; unsigned ramcfg_11_08_08:1; unsigned ramcfg_11_08_10:1; unsigned ramcfg_11_08_20:1; unsigned ramcfg_11_09:8; }; }; unsigned timing_ver; unsigned timing_hdr; unsigned timing[11]; union { struct { unsigned timing_10_WR:8; unsigned timing_10_WTR:8; unsigned timing_10_CL:8; unsigned timing_10_RC:8; /*empty: 4 */ unsigned timing_10_RFC:8; /* Byte 5 */ /*empty: 6 */ unsigned timing_10_RAS:8; /* Byte 7 */ /*empty: 8 */ unsigned timing_10_RP:8; /* Byte 9 */ unsigned timing_10_RCDRD:8; unsigned timing_10_RCDWR:8; unsigned timing_10_RRD:8; unsigned timing_10_13:8; unsigned timing_10_ODT:3; /* empty: 15 */ unsigned timing_10_16:8; /* empty: 17 */ unsigned timing_10_18:8; unsigned timing_10_CWL:8; unsigned timing_10_20:8; unsigned timing_10_21:8; /* empty: 22, 23 */ unsigned timing_10_24:8; }; struct { unsigned timing_20_2e_03:2; unsigned timing_20_2e_30:2; unsigned timing_20_2e_c0:2; unsigned timing_20_2f_03:2; unsigned timing_20_2c_003f:6; unsigned timing_20_2c_1fc0:7; unsigned timing_20_30_f8:5; unsigned timing_20_30_07:3; unsigned timing_20_31_0007:3; unsigned timing_20_31_0078:4; unsigned timing_20_31_0780:4; unsigned timing_20_31_0800:1; unsigned timing_20_31_7000:3; unsigned timing_20_31_8000:1; }; }; }; u8 nvbios_ramcfg_count(struct nvkm_bios *); u8 nvbios_ramcfg_index(struct nvkm_subdev *); #endif
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with Cregit http://github.com/cregit/cregit
Version 2.0-RC1