| Author | Tokens | Token Proportion | Commits | Commit Proportion |
|---|---|---|---|---|
| Jerry Wong | 10220 | 76.97% | 1 | 1.39% |
| Dylan Reid | 1135 | 8.55% | 3 | 4.17% |
| Jarkko Nikula | 485 | 3.65% | 9 | 12.50% |
| Kuninori Morimoto | 296 | 2.23% | 4 | 5.56% |
| Tzung-Bi Shih | 188 | 1.42% | 5 | 6.94% |
| Tushar Behera | 124 | 0.93% | 2 | 2.78% |
| Maxim Kochetkov | 108 | 0.81% | 1 | 1.39% |
| Lars-Peter Clausen | 102 | 0.77% | 5 | 6.94% |
| Takashi Iwai | 90 | 0.68% | 1 | 1.39% |
| Fang, Yang A | 86 | 0.65% | 2 | 2.78% |
| Yu-Hsuan Hsu | 82 | 0.62% | 1 | 1.39% |
| Liam Girdwood | 79 | 0.59% | 5 | 6.94% |
| Andrew Bresticker | 67 | 0.50% | 2 | 2.78% |
| Caesar Wang | 49 | 0.37% | 1 | 1.39% |
| Mark Brown | 43 | 0.32% | 7 | 9.72% |
| Stephen Warren | 31 | 0.23% | 2 | 2.78% |
| Chen Zhen | 18 | 0.14% | 1 | 1.39% |
| Wonjoon Lee | 13 | 0.10% | 1 | 1.39% |
| Fabio Estevam | 13 | 0.10% | 1 | 1.39% |
| Alexey Khoroshilov | 11 | 0.08% | 1 | 1.39% |
| Stephen Kitt | 9 | 0.07% | 1 | 1.39% |
| Krzysztof Kozlowski | 7 | 0.05% | 2 | 2.78% |
| Jon Hunter | 6 | 0.05% | 1 | 1.39% |
| Axel Lin | 3 | 0.02% | 2 | 2.78% |
| Mathias Krause | 2 | 0.02% | 1 | 1.39% |
| Sachin Kamat | 2 | 0.02% | 2 | 2.78% |
| Thomas Gleixner | 2 | 0.02% | 1 | 1.39% |
| Uwe Kleine-König | 2 | 0.02% | 2 | 2.78% |
| Vinod Koul | 1 | 0.01% | 1 | 1.39% |
| Pierre-Louis Bossart | 1 | 0.01% | 1 | 1.39% |
| Bhumika Goyal | 1 | 0.01% | 1 | 1.39% |
| Rafael J. Wysocki | 1 | 0.01% | 1 | 1.39% |
| Thierry Reding | 1 | 0.01% | 1 | 1.39% |
| Total | 13278 | 72 |
// SPDX-License-Identifier: GPL-2.0-only /* * max98090.c -- MAX98090 ALSA SoC Audio driver * * Copyright 2011-2012 Maxim Integrated Products */ #include <linux/delay.h> #include <linux/i2c.h> #include <linux/module.h> #include <linux/of.h> #include <linux/pm.h> #include <linux/regmap.h> #include <linux/slab.h> #include <linux/acpi.h> #include <linux/clk.h> #include <sound/jack.h> #include <sound/pcm.h> #include <sound/pcm_params.h> #include <sound/soc.h> #include <sound/tlv.h> #include <sound/max98090.h> #include "max98090.h" /* Allows for sparsely populated register maps */ static const struct reg_default max98090_reg[] = { { 0x00, 0x00 }, /* 00 Software Reset */ { 0x03, 0x04 }, /* 03 Interrupt Masks */ { 0x04, 0x00 }, /* 04 System Clock Quick */ { 0x05, 0x00 }, /* 05 Sample Rate Quick */ { 0x06, 0x00 }, /* 06 DAI Interface Quick */ { 0x07, 0x00 }, /* 07 DAC Path Quick */ { 0x08, 0x00 }, /* 08 Mic/Direct to ADC Quick */ { 0x09, 0x00 }, /* 09 Line to ADC Quick */ { 0x0A, 0x00 }, /* 0A Analog Mic Loop Quick */ { 0x0B, 0x00 }, /* 0B Analog Line Loop Quick */ { 0x0C, 0x00 }, /* 0C Reserved */ { 0x0D, 0x00 }, /* 0D Input Config */ { 0x0E, 0x1B }, /* 0E Line Input Level */ { 0x0F, 0x00 }, /* 0F Line Config */ { 0x10, 0x14 }, /* 10 Mic1 Input Level */ { 0x11, 0x14 }, /* 11 Mic2 Input Level */ { 0x12, 0x00 }, /* 12 Mic Bias Voltage */ { 0x13, 0x00 }, /* 13 Digital Mic Config */ { 0x14, 0x00 }, /* 14 Digital Mic Mode */ { 0x15, 0x00 }, /* 15 Left ADC Mixer */ { 0x16, 0x00 }, /* 16 Right ADC Mixer */ { 0x17, 0x03 }, /* 17 Left ADC Level */ { 0x18, 0x03 }, /* 18 Right ADC Level */ { 0x19, 0x00 }, /* 19 ADC Biquad Level */ { 0x1A, 0x00 }, /* 1A ADC Sidetone */ { 0x1B, 0x00 }, /* 1B System Clock */ { 0x1C, 0x00 }, /* 1C Clock Mode */ { 0x1D, 0x00 }, /* 1D Any Clock 1 */ { 0x1E, 0x00 }, /* 1E Any Clock 2 */ { 0x1F, 0x00 }, /* 1F Any Clock 3 */ { 0x20, 0x00 }, /* 20 Any Clock 4 */ { 0x21, 0x00 }, /* 21 Master Mode */ { 0x22, 0x00 }, /* 22 Interface Format */ { 0x23, 0x00 }, /* 23 TDM Format 1*/ { 0x24, 0x00 }, /* 24 TDM Format 2*/ { 0x25, 0x00 }, /* 25 I/O Configuration */ { 0x26, 0x80 }, /* 26 Filter Config */ { 0x27, 0x00 }, /* 27 DAI Playback Level */ { 0x28, 0x00 }, /* 28 EQ Playback Level */ { 0x29, 0x00 }, /* 29 Left HP Mixer */ { 0x2A, 0x00 }, /* 2A Right HP Mixer */ { 0x2B, 0x00 }, /* 2B HP Control */ { 0x2C, 0x1A }, /* 2C Left HP Volume */ { 0x2D, 0x1A }, /* 2D Right HP Volume */ { 0x2E, 0x00 }, /* 2E Left Spk Mixer */ { 0x2F, 0x00 }, /* 2F Right Spk Mixer */ { 0x30, 0x00 }, /* 30 Spk Control */ { 0x31, 0x2C }, /* 31 Left Spk Volume */ { 0x32, 0x2C }, /* 32 Right Spk Volume */ { 0x33, 0x00 }, /* 33 ALC Timing */ { 0x34, 0x00 }, /* 34 ALC Compressor */ { 0x35, 0x00 }, /* 35 ALC Expander */ { 0x36, 0x00 }, /* 36 ALC Gain */ { 0x37, 0x00 }, /* 37 Rcv/Line OutL Mixer */ { 0x38, 0x00 }, /* 38 Rcv/Line OutL Control */ { 0x39, 0x15 }, /* 39 Rcv/Line OutL Volume */ { 0x3A, 0x00 }, /* 3A Line OutR Mixer */ { 0x3B, 0x00 }, /* 3B Line OutR Control */ { 0x3C, 0x15 }, /* 3C Line OutR Volume */ { 0x3D, 0x00 }, /* 3D Jack Detect */ { 0x3E, 0x00 }, /* 3E Input Enable */ { 0x3F, 0x00 }, /* 3F Output Enable */ { 0x40, 0x00 }, /* 40 Level Control */ { 0x41, 0x00 }, /* 41 DSP Filter Enable */ { 0x42, 0x00 }, /* 42 Bias Control */ { 0x43, 0x00 }, /* 43 DAC Control */ { 0x44, 0x06 }, /* 44 ADC Control */ { 0x45, 0x00 }, /* 45 Device Shutdown */ { 0x46, 0x00 }, /* 46 Equalizer Band 1 Coefficient B0 */ { 0x47, 0x00 }, /* 47 Equalizer Band 1 Coefficient B0 */ { 0x48, 0x00 }, /* 48 Equalizer Band 1 Coefficient B0 */ { 0x49, 0x00 }, /* 49 Equalizer Band 1 Coefficient B1 */ { 0x4A, 0x00 }, /* 4A Equalizer Band 1 Coefficient B1 */ { 0x4B, 0x00 }, /* 4B Equalizer Band 1 Coefficient B1 */ { 0x4C, 0x00 }, /* 4C Equalizer Band 1 Coefficient B2 */ { 0x4D, 0x00 }, /* 4D Equalizer Band 1 Coefficient B2 */ { 0x4E, 0x00 }, /* 4E Equalizer Band 1 Coefficient B2 */ { 0x4F, 0x00 }, /* 4F Equalizer Band 1 Coefficient A1 */ { 0x50, 0x00 }, /* 50 Equalizer Band 1 Coefficient A1 */ { 0x51, 0x00 }, /* 51 Equalizer Band 1 Coefficient A1 */ { 0x52, 0x00 }, /* 52 Equalizer Band 1 Coefficient A2 */ { 0x53, 0x00 }, /* 53 Equalizer Band 1 Coefficient A2 */ { 0x54, 0x00 }, /* 54 Equalizer Band 1 Coefficient A2 */ { 0x55, 0x00 }, /* 55 Equalizer Band 2 Coefficient B0 */ { 0x56, 0x00 }, /* 56 Equalizer Band 2 Coefficient B0 */ { 0x57, 0x00 }, /* 57 Equalizer Band 2 Coefficient B0 */ { 0x58, 0x00 }, /* 58 Equalizer Band 2 Coefficient B1 */ { 0x59, 0x00 }, /* 59 Equalizer Band 2 Coefficient B1 */ { 0x5A, 0x00 }, /* 5A Equalizer Band 2 Coefficient B1 */ { 0x5B, 0x00 }, /* 5B Equalizer Band 2 Coefficient B2 */ { 0x5C, 0x00 }, /* 5C Equalizer Band 2 Coefficient B2 */ { 0x5D, 0x00 }, /* 5D Equalizer Band 2 Coefficient B2 */ { 0x5E, 0x00 }, /* 5E Equalizer Band 2 Coefficient A1 */ { 0x5F, 0x00 }, /* 5F Equalizer Band 2 Coefficient A1 */ { 0x60, 0x00 }, /* 60 Equalizer Band 2 Coefficient A1 */ { 0x61, 0x00 }, /* 61 Equalizer Band 2 Coefficient A2 */ { 0x62, 0x00 }, /* 62 Equalizer Band 2 Coefficient A2 */ { 0x63, 0x00 }, /* 63 Equalizer Band 2 Coefficient A2 */ { 0x64, 0x00 }, /* 64 Equalizer Band 3 Coefficient B0 */ { 0x65, 0x00 }, /* 65 Equalizer Band 3 Coefficient B0 */ { 0x66, 0x00 }, /* 66 Equalizer Band 3 Coefficient B0 */ { 0x67, 0x00 }, /* 67 Equalizer Band 3 Coefficient B1 */ { 0x68, 0x00 }, /* 68 Equalizer Band 3 Coefficient B1 */ { 0x69, 0x00 }, /* 69 Equalizer Band 3 Coefficient B1 */ { 0x6A, 0x00 }, /* 6A Equalizer Band 3 Coefficient B2 */ { 0x6B, 0x00 }, /* 6B Equalizer Band 3 Coefficient B2 */ { 0x6C, 0x00 }, /* 6C Equalizer Band 3 Coefficient B2 */ { 0x6D, 0x00 }, /* 6D Equalizer Band 3 Coefficient A1 */ { 0x6E, 0x00 }, /* 6E Equalizer Band 3 Coefficient A1 */ { 0x6F, 0x00 }, /* 6F Equalizer Band 3 Coefficient A1 */ { 0x70, 0x00 }, /* 70 Equalizer Band 3 Coefficient A2 */ { 0x71, 0x00 }, /* 71 Equalizer Band 3 Coefficient A2 */ { 0x72, 0x00 }, /* 72 Equalizer Band 3 Coefficient A2 */ { 0x73, 0x00 }, /* 73 Equalizer Band 4 Coefficient B0 */ { 0x74, 0x00 }, /* 74 Equalizer Band 4 Coefficient B0 */ { 0x75, 0x00 }, /* 75 Equalizer Band 4 Coefficient B0 */ { 0x76, 0x00 }, /* 76 Equalizer Band 4 Coefficient B1 */ { 0x77, 0x00 }, /* 77 Equalizer Band 4 Coefficient B1 */ { 0x78, 0x00 }, /* 78 Equalizer Band 4 Coefficient B1 */ { 0x79, 0x00 }, /* 79 Equalizer Band 4 Coefficient B2 */ { 0x7A, 0x00 }, /* 7A Equalizer Band 4 Coefficient B2 */ { 0x7B, 0x00 }, /* 7B Equalizer Band 4 Coefficient B2 */ { 0x7C, 0x00 }, /* 7C Equalizer Band 4 Coefficient A1 */ { 0x7D, 0x00 }, /* 7D Equalizer Band 4 Coefficient A1 */ { 0x7E, 0x00 }, /* 7E Equalizer Band 4 Coefficient A1 */ { 0x7F, 0x00 }, /* 7F Equalizer Band 4 Coefficient A2 */ { 0x80, 0x00 }, /* 80 Equalizer Band 4 Coefficient A2 */ { 0x81, 0x00 }, /* 81 Equalizer Band 4 Coefficient A2 */ { 0x82, 0x00 }, /* 82 Equalizer Band 5 Coefficient B0 */ { 0x83, 0x00 }, /* 83 Equalizer Band 5 Coefficient B0 */ { 0x84, 0x00 }, /* 84 Equalizer Band 5 Coefficient B0 */ { 0x85, 0x00 }, /* 85 Equalizer Band 5 Coefficient B1 */ { 0x86, 0x00 }, /* 86 Equalizer Band 5 Coefficient B1 */ { 0x87, 0x00 }, /* 87 Equalizer Band 5 Coefficient B1 */ { 0x88, 0x00 }, /* 88 Equalizer Band 5 Coefficient B2 */ { 0x89, 0x00 }, /* 89 Equalizer Band 5 Coefficient B2 */ { 0x8A, 0x00 }, /* 8A Equalizer Band 5 Coefficient B2 */ { 0x8B, 0x00 }, /* 8B Equalizer Band 5 Coefficient A1 */ { 0x8C, 0x00 }, /* 8C Equalizer Band 5 Coefficient A1 */ { 0x8D, 0x00 }, /* 8D Equalizer Band 5 Coefficient A1 */ { 0x8E, 0x00 }, /* 8E Equalizer Band 5 Coefficient A2 */ { 0x8F, 0x00 }, /* 8F Equalizer Band 5 Coefficient A2 */ { 0x90, 0x00 }, /* 90 Equalizer Band 5 Coefficient A2 */ { 0x91, 0x00 }, /* 91 Equalizer Band 6 Coefficient B0 */ { 0x92, 0x00 }, /* 92 Equalizer Band 6 Coefficient B0 */ { 0x93, 0x00 }, /* 93 Equalizer Band 6 Coefficient B0 */ { 0x94, 0x00 }, /* 94 Equalizer Band 6 Coefficient B1 */ { 0x95, 0x00 }, /* 95 Equalizer Band 6 Coefficient B1 */ { 0x96, 0x00 }, /* 96 Equalizer Band 6 Coefficient B1 */ { 0x97, 0x00 }, /* 97 Equalizer Band 6 Coefficient B2 */ { 0x98, 0x00 }, /* 98 Equalizer Band 6 Coefficient B2 */ { 0x99, 0x00 }, /* 99 Equalizer Band 6 Coefficient B2 */ { 0x9A, 0x00 }, /* 9A Equalizer Band 6 Coefficient A1 */ { 0x9B, 0x00 }, /* 9B Equalizer Band 6 Coefficient A1 */ { 0x9C, 0x00 }, /* 9C Equalizer Band 6 Coefficient A1 */ { 0x9D, 0x00 }, /* 9D Equalizer Band 6 Coefficient A2 */ { 0x9E, 0x00 }, /* 9E Equalizer Band 6 Coefficient A2 */ { 0x9F, 0x00 }, /* 9F Equalizer Band 6 Coefficient A2 */ { 0xA0, 0x00 }, /* A0 Equalizer Band 7 Coefficient B0 */ { 0xA1, 0x00 }, /* A1 Equalizer Band 7 Coefficient B0 */ { 0xA2, 0x00 }, /* A2 Equalizer Band 7 Coefficient B0 */ { 0xA3, 0x00 }, /* A3 Equalizer Band 7 Coefficient B1 */ { 0xA4, 0x00 }, /* A4 Equalizer Band 7 Coefficient B1 */ { 0xA5, 0x00 }, /* A5 Equalizer Band 7 Coefficient B1 */ { 0xA6, 0x00 }, /* A6 Equalizer Band 7 Coefficient B2 */ { 0xA7, 0x00 }, /* A7 Equalizer Band 7 Coefficient B2 */ { 0xA8, 0x00 }, /* A8 Equalizer Band 7 Coefficient B2 */ { 0xA9, 0x00 }, /* A9 Equalizer Band 7 Coefficient A1 */ { 0xAA, 0x00 }, /* AA Equalizer Band 7 Coefficient A1 */ { 0xAB, 0x00 }, /* AB Equalizer Band 7 Coefficient A1 */ { 0xAC, 0x00 }, /* AC Equalizer Band 7 Coefficient A2 */ { 0xAD, 0x00 }, /* AD Equalizer Band 7 Coefficient A2 */ { 0xAE, 0x00 }, /* AE Equalizer Band 7 Coefficient A2 */ { 0xAF, 0x00 }, /* AF ADC Biquad Coefficient B0 */ { 0xB0, 0x00 }, /* B0 ADC Biquad Coefficient B0 */ { 0xB1, 0x00 }, /* B1 ADC Biquad Coefficient B0 */ { 0xB2, 0x00 }, /* B2 ADC Biquad Coefficient B1 */ { 0xB3, 0x00 }, /* B3 ADC Biquad Coefficient B1 */ { 0xB4, 0x00 }, /* B4 ADC Biquad Coefficient B1 */ { 0xB5, 0x00 }, /* B5 ADC Biquad Coefficient B2 */ { 0xB6, 0x00 }, /* B6 ADC Biquad Coefficient B2 */ { 0xB7, 0x00 }, /* B7 ADC Biquad Coefficient B2 */ { 0xB8, 0x00 }, /* B8 ADC Biquad Coefficient A1 */ { 0xB9, 0x00 }, /* B9 ADC Biquad Coefficient A1 */ { 0xBA, 0x00 }, /* BA ADC Biquad Coefficient A1 */ { 0xBB, 0x00 }, /* BB ADC Biquad Coefficient A2 */ { 0xBC, 0x00 }, /* BC ADC Biquad Coefficient A2 */ { 0xBD, 0x00 }, /* BD ADC Biquad Coefficient A2 */ { 0xBE, 0x00 }, /* BE Digital Mic 3 Volume */ { 0xBF, 0x00 }, /* BF Digital Mic 4 Volume */ { 0xC0, 0x00 }, /* C0 Digital Mic 34 Biquad Pre Atten */ { 0xC1, 0x00 }, /* C1 Record TDM Slot */ { 0xC2, 0x00 }, /* C2 Sample Rate */ { 0xC3, 0x00 }, /* C3 Digital Mic 34 Biquad Coefficient C3 */ { 0xC4, 0x00 }, /* C4 Digital Mic 34 Biquad Coefficient C4 */ { 0xC5, 0x00 }, /* C5 Digital Mic 34 Biquad Coefficient C5 */ { 0xC6, 0x00 }, /* C6 Digital Mic 34 Biquad Coefficient C6 */ { 0xC7, 0x00 }, /* C7 Digital Mic 34 Biquad Coefficient C7 */ { 0xC8, 0x00 }, /* C8 Digital Mic 34 Biquad Coefficient C8 */ { 0xC9, 0x00 }, /* C9 Digital Mic 34 Biquad Coefficient C9 */ { 0xCA, 0x00 }, /* CA Digital Mic 34 Biquad Coefficient CA */ { 0xCB, 0x00 }, /* CB Digital Mic 34 Biquad Coefficient CB */ { 0xCC, 0x00 }, /* CC Digital Mic 34 Biquad Coefficient CC */ { 0xCD, 0x00 }, /* CD Digital Mic 34 Biquad Coefficient CD */ { 0xCE, 0x00 }, /* CE Digital Mic 34 Biquad Coefficient CE */ { 0xCF, 0x00 }, /* CF Digital Mic 34 Biquad Coefficient CF */ { 0xD0, 0x00 }, /* D0 Digital Mic 34 Biquad Coefficient D0 */ { 0xD1, 0x00 }, /* D1 Digital Mic 34 Biquad Coefficient D1 */ }; static bool max98090_volatile_register(struct device *dev, unsigned int reg) { switch (reg) { case M98090_REG_SOFTWARE_RESET: case M98090_REG_DEVICE_STATUS: case M98090_REG_JACK_STATUS: case M98090_REG_REVISION_ID: return true; default: return false; } } static bool max98090_readable_register(struct device *dev, unsigned int reg) { switch (reg) { case M98090_REG_DEVICE_STATUS ... M98090_REG_INTERRUPT_S: case M98090_REG_LINE_INPUT_CONFIG ... 0xD1: case M98090_REG_REVISION_ID: return true; default: return false; } } static int max98090_reset(struct max98090_priv *max98090) { int ret; /* Reset the codec by writing to this write-only reset register */ ret = regmap_write(max98090->regmap, M98090_REG_SOFTWARE_RESET, M98090_SWRESET_MASK); if (ret < 0) { dev_err(max98090->component->dev, "Failed to reset codec: %d\n", ret); return ret; } msleep(20); return ret; } static const DECLARE_TLV_DB_RANGE(max98090_micboost_tlv, 0, 1, TLV_DB_SCALE_ITEM(0, 2000, 0), 2, 2, TLV_DB_SCALE_ITEM(3000, 0, 0) ); static const DECLARE_TLV_DB_SCALE(max98090_mic_tlv, 0, 100, 0); static const DECLARE_TLV_DB_SCALE(max98090_line_single_ended_tlv, -600, 600, 0); static const DECLARE_TLV_DB_RANGE(max98090_line_tlv, 0, 3, TLV_DB_SCALE_ITEM(-600, 300, 0), 4, 5, TLV_DB_SCALE_ITEM(1400, 600, 0) ); static const DECLARE_TLV_DB_SCALE(max98090_avg_tlv, 0, 600, 0); static const DECLARE_TLV_DB_SCALE(max98090_av_tlv, -1200, 100, 0); static const DECLARE_TLV_DB_SCALE(max98090_dvg_tlv, 0, 600, 0); static const DECLARE_TLV_DB_SCALE(max98090_dv_tlv, -1500, 100, 0); static const DECLARE_TLV_DB_SCALE(max98090_alcmakeup_tlv, 0, 100, 0); static const DECLARE_TLV_DB_SCALE(max98090_alccomp_tlv, -3100, 100, 0); static const DECLARE_TLV_DB_SCALE(max98090_drcexp_tlv, -6600, 100, 0); static const DECLARE_TLV_DB_SCALE(max98090_sdg_tlv, 50, 200, 0); static const DECLARE_TLV_DB_RANGE(max98090_mixout_tlv, 0, 1, TLV_DB_SCALE_ITEM(-1200, 250, 0), 2, 3, TLV_DB_SCALE_ITEM(-600, 600, 0) ); static const DECLARE_TLV_DB_RANGE(max98090_hp_tlv, 0, 6, TLV_DB_SCALE_ITEM(-6700, 400, 0), 7, 14, TLV_DB_SCALE_ITEM(-4000, 300, 0), 15, 21, TLV_DB_SCALE_ITEM(-1700, 200, 0), 22, 27, TLV_DB_SCALE_ITEM(-400, 100, 0), 28, 31, TLV_DB_SCALE_ITEM(150, 50, 0) ); static const DECLARE_TLV_DB_RANGE(max98090_spk_tlv, 0, 4, TLV_DB_SCALE_ITEM(-4800, 400, 0), 5, 10, TLV_DB_SCALE_ITEM(-2900, 300, 0), 11, 14, TLV_DB_SCALE_ITEM(-1200, 200, 0), 15, 29, TLV_DB_SCALE_ITEM(-500, 100, 0), 30, 39, TLV_DB_SCALE_ITEM(950, 50, 0) ); static const DECLARE_TLV_DB_RANGE(max98090_rcv_lout_tlv, 0, 6, TLV_DB_SCALE_ITEM(-6200, 400, 0), 7, 14, TLV_DB_SCALE_ITEM(-3500, 300, 0), 15, 21, TLV_DB_SCALE_ITEM(-1200, 200, 0), 22, 27, TLV_DB_SCALE_ITEM(100, 100, 0), 28, 31, TLV_DB_SCALE_ITEM(650, 50, 0) ); static int max98090_get_enab_tlv(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) { struct snd_soc_component *component = snd_soc_kcontrol_component(kcontrol); struct max98090_priv *max98090 = snd_soc_component_get_drvdata(component); struct soc_mixer_control *mc = (struct soc_mixer_control *)kcontrol->private_value; unsigned int mask = (1 << fls(mc->max)) - 1; unsigned int val = snd_soc_component_read(component, mc->reg); unsigned int *select; switch (mc->reg) { case M98090_REG_MIC1_INPUT_LEVEL: select = &(max98090->pa1en); break; case M98090_REG_MIC2_INPUT_LEVEL: select = &(max98090->pa2en); break; case M98090_REG_ADC_SIDETONE: select = &(max98090->sidetone); break; default: return -EINVAL; } val = (val >> mc->shift) & mask; if (val >= 1) { /* If on, return the volume */ val = val - 1; *select = val; } else { /* If off, return last stored value */ val = *select; } ucontrol->value.integer.value[0] = val; return 0; } static int max98090_put_enab_tlv(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) { struct snd_soc_component *component = snd_soc_kcontrol_component(kcontrol); struct max98090_priv *max98090 = snd_soc_component_get_drvdata(component); struct soc_mixer_control *mc = (struct soc_mixer_control *)kcontrol->private_value; unsigned int mask = (1 << fls(mc->max)) - 1; int sel_unchecked = ucontrol->value.integer.value[0]; unsigned int sel; unsigned int val = snd_soc_component_read(component, mc->reg); unsigned int *select; int change; switch (mc->reg) { case M98090_REG_MIC1_INPUT_LEVEL: select = &(max98090->pa1en); break; case M98090_REG_MIC2_INPUT_LEVEL: select = &(max98090->pa2en); break; case M98090_REG_ADC_SIDETONE: select = &(max98090->sidetone); break; default: return -EINVAL; } val = (val >> mc->shift) & mask; if (sel_unchecked < 0 || sel_unchecked > mc->max) return -EINVAL; sel = sel_unchecked; change = *select != sel; *select = sel; /* Setting a volume is only valid if it is already On */ if (val >= 1) { sel = sel + 1; } else { /* Write what was already there */ sel = val; } snd_soc_component_update_bits(component, mc->reg, mask << mc->shift, sel << mc->shift); return change; } static const char *max98090_perf_pwr_text[] = { "High Performance", "Low Power" }; static const char *max98090_pwr_perf_text[] = { "Low Power", "High Performance" }; static SOC_ENUM_SINGLE_DECL(max98090_vcmbandgap_enum, M98090_REG_BIAS_CONTROL, M98090_VCM_MODE_SHIFT, max98090_pwr_perf_text); static const char *max98090_osr128_text[] = { "64*fs", "128*fs" }; static SOC_ENUM_SINGLE_DECL(max98090_osr128_enum, M98090_REG_ADC_CONTROL, M98090_OSR128_SHIFT, max98090_osr128_text); static const char *max98090_mode_text[] = { "Voice", "Music" }; static SOC_ENUM_SINGLE_DECL(max98090_mode_enum, M98090_REG_FILTER_CONFIG, M98090_MODE_SHIFT, max98090_mode_text); static SOC_ENUM_SINGLE_DECL(max98090_filter_dmic34mode_enum, M98090_REG_FILTER_CONFIG, M98090_FLT_DMIC34MODE_SHIFT, max98090_mode_text); static const char *max98090_drcatk_text[] = { "0.5ms", "1ms", "5ms", "10ms", "25ms", "50ms", "100ms", "200ms" }; static SOC_ENUM_SINGLE_DECL(max98090_drcatk_enum, M98090_REG_DRC_TIMING, M98090_DRCATK_SHIFT, max98090_drcatk_text); static const char *max98090_drcrls_text[] = { "8s", "4s", "2s", "1s", "0.5s", "0.25s", "0.125s", "0.0625s" }; static SOC_ENUM_SINGLE_DECL(max98090_drcrls_enum, M98090_REG_DRC_TIMING, M98090_DRCRLS_SHIFT, max98090_drcrls_text); static const char *max98090_alccmp_text[] = { "1:1", "1:1.5", "1:2", "1:4", "1:INF" }; static SOC_ENUM_SINGLE_DECL(max98090_alccmp_enum, M98090_REG_DRC_COMPRESSOR, M98090_DRCCMP_SHIFT, max98090_alccmp_text); static const char *max98090_drcexp_text[] = { "1:1", "2:1", "3:1" }; static SOC_ENUM_SINGLE_DECL(max98090_drcexp_enum, M98090_REG_DRC_EXPANDER, M98090_DRCEXP_SHIFT, max98090_drcexp_text); static SOC_ENUM_SINGLE_DECL(max98090_dac_perfmode_enum, M98090_REG_DAC_CONTROL, M98090_PERFMODE_SHIFT, max98090_perf_pwr_text); static SOC_ENUM_SINGLE_DECL(max98090_dachp_enum, M98090_REG_DAC_CONTROL, M98090_DACHP_SHIFT, max98090_pwr_perf_text); static SOC_ENUM_SINGLE_DECL(max98090_adchp_enum, M98090_REG_ADC_CONTROL, M98090_ADCHP_SHIFT, max98090_pwr_perf_text); static const struct snd_kcontrol_new max98090_snd_controls[] = { SOC_ENUM("MIC Bias VCM Bandgap", max98090_vcmbandgap_enum), SOC_SINGLE("DMIC MIC Comp Filter Config", M98090_REG_DIGITAL_MIC_CONFIG, M98090_DMIC_COMP_SHIFT, M98090_DMIC_COMP_NUM - 1, 0), SOC_SINGLE_EXT_TLV("MIC1 Boost Volume", M98090_REG_MIC1_INPUT_LEVEL, M98090_MIC_PA1EN_SHIFT, M98090_MIC_PA1EN_NUM - 1, 0, max98090_get_enab_tlv, max98090_put_enab_tlv, max98090_micboost_tlv), SOC_SINGLE_EXT_TLV("MIC2 Boost Volume", M98090_REG_MIC2_INPUT_LEVEL, M98090_MIC_PA2EN_SHIFT, M98090_MIC_PA2EN_NUM - 1, 0, max98090_get_enab_tlv, max98090_put_enab_tlv, max98090_micboost_tlv), SOC_SINGLE_TLV("MIC1 Volume", M98090_REG_MIC1_INPUT_LEVEL, M98090_MIC_PGAM1_SHIFT, M98090_MIC_PGAM1_NUM - 1, 1, max98090_mic_tlv), SOC_SINGLE_TLV("MIC2 Volume", M98090_REG_MIC2_INPUT_LEVEL, M98090_MIC_PGAM2_SHIFT, M98090_MIC_PGAM2_NUM - 1, 1, max98090_mic_tlv), SOC_SINGLE_RANGE_TLV("LINEA Single Ended Volume", M98090_REG_LINE_INPUT_LEVEL, M98090_MIXG135_SHIFT, 0, M98090_MIXG135_NUM - 1, 1, max98090_line_single_ended_tlv), SOC_SINGLE_RANGE_TLV("LINEB Single Ended Volume", M98090_REG_LINE_INPUT_LEVEL, M98090_MIXG246_SHIFT, 0, M98090_MIXG246_NUM - 1, 1, max98090_line_single_ended_tlv), SOC_SINGLE_RANGE_TLV("LINEA Volume", M98090_REG_LINE_INPUT_LEVEL, M98090_LINAPGA_SHIFT, 0, M98090_LINAPGA_NUM - 1, 1, max98090_line_tlv), SOC_SINGLE_RANGE_TLV("LINEB Volume", M98090_REG_LINE_INPUT_LEVEL, M98090_LINBPGA_SHIFT, 0, M98090_LINBPGA_NUM - 1, 1, max98090_line_tlv), SOC_SINGLE("LINEA Ext Resistor Gain Mode", M98090_REG_INPUT_MODE, M98090_EXTBUFA_SHIFT, M98090_EXTBUFA_NUM - 1, 0), SOC_SINGLE("LINEB Ext Resistor Gain Mode", M98090_REG_INPUT_MODE, M98090_EXTBUFB_SHIFT, M98090_EXTBUFB_NUM - 1, 0), SOC_SINGLE_TLV("ADCL Boost Volume", M98090_REG_LEFT_ADC_LEVEL, M98090_AVLG_SHIFT, M98090_AVLG_NUM - 1, 0, max98090_avg_tlv), SOC_SINGLE_TLV("ADCR Boost Volume", M98090_REG_RIGHT_ADC_LEVEL, M98090_AVRG_SHIFT, M98090_AVLG_NUM - 1, 0, max98090_avg_tlv), SOC_SINGLE_TLV("ADCL Volume", M98090_REG_LEFT_ADC_LEVEL, M98090_AVL_SHIFT, M98090_AVL_NUM - 1, 1, max98090_av_tlv), SOC_SINGLE_TLV("ADCR Volume", M98090_REG_RIGHT_ADC_LEVEL, M98090_AVR_SHIFT, M98090_AVR_NUM - 1, 1, max98090_av_tlv), SOC_ENUM("ADC Oversampling Rate", max98090_osr128_enum), SOC_SINGLE("ADC Quantizer Dither", M98090_REG_ADC_CONTROL, M98090_ADCDITHER_SHIFT, M98090_ADCDITHER_NUM - 1, 0), SOC_ENUM("ADC High Performance Mode", max98090_adchp_enum), SOC_SINGLE("DAC Mono Mode", M98090_REG_IO_CONFIGURATION, M98090_DMONO_SHIFT, M98090_DMONO_NUM - 1, 0), SOC_SINGLE("SDIN Mode", M98090_REG_IO_CONFIGURATION, M98090_SDIEN_SHIFT, M98090_SDIEN_NUM - 1, 0), SOC_SINGLE("SDOUT Mode", M98090_REG_IO_CONFIGURATION, M98090_SDOEN_SHIFT, M98090_SDOEN_NUM - 1, 0), SOC_SINGLE("SDOUT Hi-Z Mode", M98090_REG_IO_CONFIGURATION, M98090_HIZOFF_SHIFT, M98090_HIZOFF_NUM - 1, 1), SOC_ENUM("Filter Mode", max98090_mode_enum), SOC_SINGLE("Record Path DC Blocking", M98090_REG_FILTER_CONFIG, M98090_AHPF_SHIFT, M98090_AHPF_NUM - 1, 0), SOC_SINGLE("Playback Path DC Blocking", M98090_REG_FILTER_CONFIG, M98090_DHPF_SHIFT, M98090_DHPF_NUM - 1, 0), SOC_SINGLE_TLV("Digital BQ Volume", M98090_REG_ADC_BIQUAD_LEVEL, M98090_AVBQ_SHIFT, M98090_AVBQ_NUM - 1, 1, max98090_dv_tlv), SOC_SINGLE_EXT_TLV("Digital Sidetone Volume", M98090_REG_ADC_SIDETONE, M98090_DVST_SHIFT, M98090_DVST_NUM - 1, 1, max98090_get_enab_tlv, max98090_put_enab_tlv, max98090_sdg_tlv), SOC_SINGLE_TLV("Digital Coarse Volume", M98090_REG_DAI_PLAYBACK_LEVEL, M98090_DVG_SHIFT, M98090_DVG_NUM - 1, 0, max98090_dvg_tlv), SOC_SINGLE_TLV("Digital Volume", M98090_REG_DAI_PLAYBACK_LEVEL, M98090_DV_SHIFT, M98090_DV_NUM - 1, 1, max98090_dv_tlv), SND_SOC_BYTES("EQ Coefficients", M98090_REG_EQUALIZER_BASE, 105), SOC_SINGLE("Digital EQ 3 Band Switch", M98090_REG_DSP_FILTER_ENABLE, M98090_EQ3BANDEN_SHIFT, M98090_EQ3BANDEN_NUM - 1, 0), SOC_SINGLE("Digital EQ 5 Band Switch", M98090_REG_DSP_FILTER_ENABLE, M98090_EQ5BANDEN_SHIFT, M98090_EQ5BANDEN_NUM - 1, 0), SOC_SINGLE("Digital EQ 7 Band Switch", M98090_REG_DSP_FILTER_ENABLE, M98090_EQ7BANDEN_SHIFT, M98090_EQ7BANDEN_NUM - 1, 0), SOC_SINGLE("Digital EQ Clipping Detection", M98090_REG_DAI_PLAYBACK_LEVEL_EQ, M98090_EQCLPN_SHIFT, M98090_EQCLPN_NUM - 1, 1), SOC_SINGLE_TLV("Digital EQ Volume", M98090_REG_DAI_PLAYBACK_LEVEL_EQ, M98090_DVEQ_SHIFT, M98090_DVEQ_NUM - 1, 1, max98090_dv_tlv), SOC_SINGLE("ALC Enable", M98090_REG_DRC_TIMING, M98090_DRCEN_SHIFT, M98090_DRCEN_NUM - 1, 0), SOC_ENUM("ALC Attack Time", max98090_drcatk_enum), SOC_ENUM("ALC Release Time", max98090_drcrls_enum), SOC_SINGLE_TLV("ALC Make Up Volume", M98090_REG_DRC_GAIN, M98090_DRCG_SHIFT, M98090_DRCG_NUM - 1, 0, max98090_alcmakeup_tlv), SOC_ENUM("ALC Compression Ratio", max98090_alccmp_enum), SOC_ENUM("ALC Expansion Ratio", max98090_drcexp_enum), SOC_SINGLE_TLV("ALC Compression Threshold Volume", M98090_REG_DRC_COMPRESSOR, M98090_DRCTHC_SHIFT, M98090_DRCTHC_NUM - 1, 1, max98090_alccomp_tlv), SOC_SINGLE_TLV("ALC Expansion Threshold Volume", M98090_REG_DRC_EXPANDER, M98090_DRCTHE_SHIFT, M98090_DRCTHE_NUM - 1, 1, max98090_drcexp_tlv), SOC_ENUM("DAC HP Playback Performance Mode", max98090_dac_perfmode_enum), SOC_ENUM("DAC High Performance Mode", max98090_dachp_enum), SOC_SINGLE_TLV("Headphone Left Mixer Volume", M98090_REG_HP_CONTROL, M98090_MIXHPLG_SHIFT, M98090_MIXHPLG_NUM - 1, 1, max98090_mixout_tlv), SOC_SINGLE_TLV("Headphone Right Mixer Volume", M98090_REG_HP_CONTROL, M98090_MIXHPRG_SHIFT, M98090_MIXHPRG_NUM - 1, 1, max98090_mixout_tlv), SOC_SINGLE_TLV("Speaker Left Mixer Volume", M98090_REG_SPK_CONTROL, M98090_MIXSPLG_SHIFT, M98090_MIXSPLG_NUM - 1, 1, max98090_mixout_tlv), SOC_SINGLE_TLV("Speaker Right Mixer Volume", M98090_REG_SPK_CONTROL, M98090_MIXSPRG_SHIFT, M98090_MIXSPRG_NUM - 1, 1, max98090_mixout_tlv), SOC_SINGLE_TLV("Receiver Left Mixer Volume", M98090_REG_RCV_LOUTL_CONTROL, M98090_MIXRCVLG_SHIFT, M98090_MIXRCVLG_NUM - 1, 1, max98090_mixout_tlv), SOC_SINGLE_TLV("Receiver Right Mixer Volume", M98090_REG_LOUTR_CONTROL, M98090_MIXRCVRG_SHIFT, M98090_MIXRCVRG_NUM - 1, 1, max98090_mixout_tlv), SOC_DOUBLE_R_TLV("Headphone Volume", M98090_REG_LEFT_HP_VOLUME, M98090_REG_RIGHT_HP_VOLUME, M98090_HPVOLL_SHIFT, M98090_HPVOLL_NUM - 1, 0, max98090_hp_tlv), SOC_DOUBLE_R_RANGE_TLV("Speaker Volume", M98090_REG_LEFT_SPK_VOLUME, M98090_REG_RIGHT_SPK_VOLUME, M98090_SPVOLL_SHIFT, 24, M98090_SPVOLL_NUM - 1 + 24, 0, max98090_spk_tlv), SOC_DOUBLE_R_TLV("Receiver Volume", M98090_REG_RCV_LOUTL_VOLUME, M98090_REG_LOUTR_VOLUME, M98090_RCVLVOL_SHIFT, M98090_RCVLVOL_NUM - 1, 0, max98090_rcv_lout_tlv), SOC_SINGLE("Headphone Left Switch", M98090_REG_LEFT_HP_VOLUME, M98090_HPLM_SHIFT, 1, 1), SOC_SINGLE("Headphone Right Switch", M98090_REG_RIGHT_HP_VOLUME, M98090_HPRM_SHIFT, 1, 1), SOC_SINGLE("Speaker Left Switch", M98090_REG_LEFT_SPK_VOLUME, M98090_SPLM_SHIFT, 1, 1), SOC_SINGLE("Speaker Right Switch", M98090_REG_RIGHT_SPK_VOLUME, M98090_SPRM_SHIFT, 1, 1), SOC_SINGLE("Receiver Left Switch", M98090_REG_RCV_LOUTL_VOLUME, M98090_RCVLM_SHIFT, 1, 1), SOC_SINGLE("Receiver Right Switch", M98090_REG_LOUTR_VOLUME, M98090_RCVRM_SHIFT, 1, 1), SOC_SINGLE("Zero-Crossing Detection", M98090_REG_LEVEL_CONTROL, M98090_ZDENN_SHIFT, M98090_ZDENN_NUM - 1, 1), SOC_SINGLE("Enhanced Vol Smoothing", M98090_REG_LEVEL_CONTROL, M98090_VS2ENN_SHIFT, M98090_VS2ENN_NUM - 1, 1), SOC_SINGLE("Volume Adjustment Smoothing", M98090_REG_LEVEL_CONTROL, M98090_VSENN_SHIFT, M98090_VSENN_NUM - 1, 1), SND_SOC_BYTES("Biquad Coefficients", M98090_REG_RECORD_BIQUAD_BASE, 15), SOC_SINGLE("Biquad Switch", M98090_REG_DSP_FILTER_ENABLE, M98090_ADCBQEN_SHIFT, M98090_ADCBQEN_NUM - 1, 0), }; static const struct snd_kcontrol_new max98091_snd_controls[] = { SOC_SINGLE("DMIC34 Zeropad", M98090_REG_SAMPLE_RATE, M98090_DMIC34_ZEROPAD_SHIFT, M98090_DMIC34_ZEROPAD_NUM - 1, 0), SOC_ENUM("Filter DMIC34 Mode", max98090_filter_dmic34mode_enum), SOC_SINGLE("DMIC34 DC Blocking", M98090_REG_FILTER_CONFIG, M98090_FLT_DMIC34HPF_SHIFT, M98090_FLT_DMIC34HPF_NUM - 1, 0), SOC_SINGLE_TLV("DMIC3 Boost Volume", M98090_REG_DMIC3_VOLUME, M98090_DMIC_AV3G_SHIFT, M98090_DMIC_AV3G_NUM - 1, 0, max98090_avg_tlv), SOC_SINGLE_TLV("DMIC4 Boost Volume", M98090_REG_DMIC4_VOLUME, M98090_DMIC_AV4G_SHIFT, M98090_DMIC_AV4G_NUM - 1, 0, max98090_avg_tlv), SOC_SINGLE_TLV("DMIC3 Volume", M98090_REG_DMIC3_VOLUME, M98090_DMIC_AV3_SHIFT, M98090_DMIC_AV3_NUM - 1, 1, max98090_av_tlv), SOC_SINGLE_TLV("DMIC4 Volume", M98090_REG_DMIC4_VOLUME, M98090_DMIC_AV4_SHIFT, M98090_DMIC_AV4_NUM - 1, 1, max98090_av_tlv), SND_SOC_BYTES("DMIC34 Biquad Coefficients", M98090_REG_DMIC34_BIQUAD_BASE, 15), SOC_SINGLE("DMIC34 Biquad Switch", M98090_REG_DSP_FILTER_ENABLE, M98090_DMIC34BQEN_SHIFT, M98090_DMIC34BQEN_NUM - 1, 0), SOC_SINGLE_TLV("DMIC34 BQ PreAttenuation Volume", M98090_REG_DMIC34_BQ_PREATTEN, M98090_AV34BQ_SHIFT, M98090_AV34BQ_NUM - 1, 1, max98090_dv_tlv), }; static int max98090_micinput_event(struct snd_soc_dapm_widget *w, struct snd_kcontrol *kcontrol, int event) { struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm); struct max98090_priv *max98090 = snd_soc_component_get_drvdata(component); unsigned int val = snd_soc_component_read(component, w->reg); if (w->reg == M98090_REG_MIC1_INPUT_LEVEL) val = (val & M98090_MIC_PA1EN_MASK) >> M98090_MIC_PA1EN_SHIFT; else val = (val & M98090_MIC_PA2EN_MASK) >> M98090_MIC_PA2EN_SHIFT; if (val >= 1) { if (w->reg == M98090_REG_MIC1_INPUT_LEVEL) { max98090->pa1en = val - 1; /* Update for volatile */ } else { max98090->pa2en = val - 1; /* Update for volatile */ } } switch (event) { case SND_SOC_DAPM_POST_PMU: /* If turning on, set to most recently selected volume */ if (w->reg == M98090_REG_MIC1_INPUT_LEVEL) val = max98090->pa1en + 1; else val = max98090->pa2en + 1; break; case SND_SOC_DAPM_POST_PMD: /* If turning off, turn off */ val = 0; break; default: return -EINVAL; } if (w->reg == M98090_REG_MIC1_INPUT_LEVEL) snd_soc_component_update_bits(component, w->reg, M98090_MIC_PA1EN_MASK, val << M98090_MIC_PA1EN_SHIFT); else snd_soc_component_update_bits(component, w->reg, M98090_MIC_PA2EN_MASK, val << M98090_MIC_PA2EN_SHIFT); return 0; } static int max98090_shdn_event(struct snd_soc_dapm_widget *w, struct snd_kcontrol *kcontrol, int event) { struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm); struct max98090_priv *max98090 = snd_soc_component_get_drvdata(component); if (event & SND_SOC_DAPM_POST_PMU) max98090->shdn_pending = true; return 0; } static const char *mic1_mux_text[] = { "IN12", "IN56" }; static SOC_ENUM_SINGLE_DECL(mic1_mux_enum, M98090_REG_INPUT_MODE, M98090_EXTMIC1_SHIFT, mic1_mux_text); static const struct snd_kcontrol_new max98090_mic1_mux = SOC_DAPM_ENUM("MIC1 Mux", mic1_mux_enum); static const char *mic2_mux_text[] = { "IN34", "IN56" }; static SOC_ENUM_SINGLE_DECL(mic2_mux_enum, M98090_REG_INPUT_MODE, M98090_EXTMIC2_SHIFT, mic2_mux_text); static const struct snd_kcontrol_new max98090_mic2_mux = SOC_DAPM_ENUM("MIC2 Mux", mic2_mux_enum); static const char *dmic_mux_text[] = { "ADC", "DMIC" }; static SOC_ENUM_SINGLE_VIRT_DECL(dmic_mux_enum, dmic_mux_text); static const struct snd_kcontrol_new max98090_dmic_mux = SOC_DAPM_ENUM("DMIC Mux", dmic_mux_enum); /* LINEA mixer switch */ static const struct snd_kcontrol_new max98090_linea_mixer_controls[] = { SOC_DAPM_SINGLE("IN1 Switch", M98090_REG_LINE_INPUT_CONFIG, M98090_IN1SEEN_SHIFT, 1, 0), SOC_DAPM_SINGLE("IN3 Switch", M98090_REG_LINE_INPUT_CONFIG, M98090_IN3SEEN_SHIFT, 1, 0), SOC_DAPM_SINGLE("IN5 Switch", M98090_REG_LINE_INPUT_CONFIG, M98090_IN5SEEN_SHIFT, 1, 0), SOC_DAPM_SINGLE("IN34 Switch", M98090_REG_LINE_INPUT_CONFIG, M98090_IN34DIFF_SHIFT, 1, 0), }; /* LINEB mixer switch */ static const struct snd_kcontrol_new max98090_lineb_mixer_controls[] = { SOC_DAPM_SINGLE("IN2 Switch", M98090_REG_LINE_INPUT_CONFIG, M98090_IN2SEEN_SHIFT, 1, 0), SOC_DAPM_SINGLE("IN4 Switch", M98090_REG_LINE_INPUT_CONFIG, M98090_IN4SEEN_SHIFT, 1, 0), SOC_DAPM_SINGLE("IN6 Switch", M98090_REG_LINE_INPUT_CONFIG, M98090_IN6SEEN_SHIFT, 1, 0), SOC_DAPM_SINGLE("IN56 Switch", M98090_REG_LINE_INPUT_CONFIG, M98090_IN56DIFF_SHIFT, 1, 0), }; /* Left ADC mixer switch */ static const struct snd_kcontrol_new max98090_left_adc_mixer_controls[] = { SOC_DAPM_SINGLE("IN12 Switch", M98090_REG_LEFT_ADC_MIXER, M98090_MIXADL_IN12DIFF_SHIFT, 1, 0), SOC_DAPM_SINGLE("IN34 Switch", M98090_REG_LEFT_ADC_MIXER, M98090_MIXADL_IN34DIFF_SHIFT, 1, 0), SOC_DAPM_SINGLE("IN56 Switch", M98090_REG_LEFT_ADC_MIXER, M98090_MIXADL_IN65DIFF_SHIFT, 1, 0), SOC_DAPM_SINGLE("LINEA Switch", M98090_REG_LEFT_ADC_MIXER, M98090_MIXADL_LINEA_SHIFT, 1, 0), SOC_DAPM_SINGLE("LINEB Switch", M98090_REG_LEFT_ADC_MIXER, M98090_MIXADL_LINEB_SHIFT, 1, 0), SOC_DAPM_SINGLE("MIC1 Switch", M98090_REG_LEFT_ADC_MIXER, M98090_MIXADL_MIC1_SHIFT, 1, 0), SOC_DAPM_SINGLE("MIC2 Switch", M98090_REG_LEFT_ADC_MIXER, M98090_MIXADL_MIC2_SHIFT, 1, 0), }; /* Right ADC mixer switch */ static const struct snd_kcontrol_new max98090_right_adc_mixer_controls[] = { SOC_DAPM_SINGLE("IN12 Switch", M98090_REG_RIGHT_ADC_MIXER, M98090_MIXADR_IN12DIFF_SHIFT, 1, 0), SOC_DAPM_SINGLE("IN34 Switch", M98090_REG_RIGHT_ADC_MIXER, M98090_MIXADR_IN34DIFF_SHIFT, 1, 0), SOC_DAPM_SINGLE("IN56 Switch", M98090_REG_RIGHT_ADC_MIXER, M98090_MIXADR_IN65DIFF_SHIFT, 1, 0), SOC_DAPM_SINGLE("LINEA Switch", M98090_REG_RIGHT_ADC_MIXER, M98090_MIXADR_LINEA_SHIFT, 1, 0), SOC_DAPM_SINGLE("LINEB Switch", M98090_REG_RIGHT_ADC_MIXER, M98090_MIXADR_LINEB_SHIFT, 1, 0), SOC_DAPM_SINGLE("MIC1 Switch", M98090_REG_RIGHT_ADC_MIXER, M98090_MIXADR_MIC1_SHIFT, 1, 0), SOC_DAPM_SINGLE("MIC2 Switch", M98090_REG_RIGHT_ADC_MIXER, M98090_MIXADR_MIC2_SHIFT, 1, 0), }; static const char *lten_mux_text[] = { "Normal", "Loopthrough" }; static SOC_ENUM_SINGLE_DECL(ltenl_mux_enum, M98090_REG_IO_CONFIGURATION, M98090_LTEN_SHIFT, lten_mux_text); static SOC_ENUM_SINGLE_DECL(ltenr_mux_enum, M98090_REG_IO_CONFIGURATION, M98090_LTEN_SHIFT, lten_mux_text); static const struct snd_kcontrol_new max98090_ltenl_mux = SOC_DAPM_ENUM("LTENL Mux", ltenl_mux_enum); static const struct snd_kcontrol_new max98090_ltenr_mux = SOC_DAPM_ENUM("LTENR Mux", ltenr_mux_enum); static const char *lben_mux_text[] = { "Normal", "Loopback" }; static SOC_ENUM_SINGLE_DECL(lbenl_mux_enum, M98090_REG_IO_CONFIGURATION, M98090_LBEN_SHIFT, lben_mux_text); static SOC_ENUM_SINGLE_DECL(lbenr_mux_enum, M98090_REG_IO_CONFIGURATION, M98090_LBEN_SHIFT, lben_mux_text); static const struct snd_kcontrol_new max98090_lbenl_mux = SOC_DAPM_ENUM("LBENL Mux", lbenl_mux_enum); static const struct snd_kcontrol_new max98090_lbenr_mux = SOC_DAPM_ENUM("LBENR Mux", lbenr_mux_enum); static const char *stenl_mux_text[] = { "Normal", "Sidetone Left" }; static const char *stenr_mux_text[] = { "Normal", "Sidetone Right" }; static SOC_ENUM_SINGLE_DECL(stenl_mux_enum, M98090_REG_ADC_SIDETONE, M98090_DSTSL_SHIFT, stenl_mux_text); static SOC_ENUM_SINGLE_DECL(stenr_mux_enum, M98090_REG_ADC_SIDETONE, M98090_DSTSR_SHIFT, stenr_mux_text); static const struct snd_kcontrol_new max98090_stenl_mux = SOC_DAPM_ENUM("STENL Mux", stenl_mux_enum); static const struct snd_kcontrol_new max98090_stenr_mux = SOC_DAPM_ENUM("STENR Mux", stenr_mux_enum); /* Left speaker mixer switch */ static const struct snd_kcontrol_new max98090_left_speaker_mixer_controls[] = { SOC_DAPM_SINGLE("Left DAC Switch", M98090_REG_LEFT_SPK_MIXER, M98090_MIXSPL_DACL_SHIFT, 1, 0), SOC_DAPM_SINGLE("Right DAC Switch", M98090_REG_LEFT_SPK_MIXER, M98090_MIXSPL_DACR_SHIFT, 1, 0), SOC_DAPM_SINGLE("LINEA Switch", M98090_REG_LEFT_SPK_MIXER, M98090_MIXSPL_LINEA_SHIFT, 1, 0), SOC_DAPM_SINGLE("LINEB Switch", M98090_REG_LEFT_SPK_MIXER, M98090_MIXSPL_LINEB_SHIFT, 1, 0), SOC_DAPM_SINGLE("MIC1 Switch", M98090_REG_LEFT_SPK_MIXER, M98090_MIXSPL_MIC1_SHIFT, 1, 0), SOC_DAPM_SINGLE("MIC2 Switch", M98090_REG_LEFT_SPK_MIXER, M98090_MIXSPL_MIC2_SHIFT, 1, 0), }; /* Right speaker mixer switch */ static const struct snd_kcontrol_new max98090_right_speaker_mixer_controls[] = { SOC_DAPM_SINGLE("Left DAC Switch", M98090_REG_RIGHT_SPK_MIXER, M98090_MIXSPR_DACL_SHIFT, 1, 0), SOC_DAPM_SINGLE("Right DAC Switch", M98090_REG_RIGHT_SPK_MIXER, M98090_MIXSPR_DACR_SHIFT, 1, 0), SOC_DAPM_SINGLE("LINEA Switch", M98090_REG_RIGHT_SPK_MIXER, M98090_MIXSPR_LINEA_SHIFT, 1, 0), SOC_DAPM_SINGLE("LINEB Switch", M98090_REG_RIGHT_SPK_MIXER, M98090_MIXSPR_LINEB_SHIFT, 1, 0), SOC_DAPM_SINGLE("MIC1 Switch", M98090_REG_RIGHT_SPK_MIXER, M98090_MIXSPR_MIC1_SHIFT, 1, 0), SOC_DAPM_SINGLE("MIC2 Switch", M98090_REG_RIGHT_SPK_MIXER, M98090_MIXSPR_MIC2_SHIFT, 1, 0), }; /* Left headphone mixer switch */ static const struct snd_kcontrol_new max98090_left_hp_mixer_controls[] = { SOC_DAPM_SINGLE("Left DAC Switch", M98090_REG_LEFT_HP_MIXER, M98090_MIXHPL_DACL_SHIFT, 1, 0), SOC_DAPM_SINGLE("Right DAC Switch", M98090_REG_LEFT_HP_MIXER, M98090_MIXHPL_DACR_SHIFT, 1, 0), SOC_DAPM_SINGLE("LINEA Switch", M98090_REG_LEFT_HP_MIXER, M98090_MIXHPL_LINEA_SHIFT, 1, 0), SOC_DAPM_SINGLE("LINEB Switch", M98090_REG_LEFT_HP_MIXER, M98090_MIXHPL_LINEB_SHIFT, 1, 0), SOC_DAPM_SINGLE("MIC1 Switch", M98090_REG_LEFT_HP_MIXER, M98090_MIXHPL_MIC1_SHIFT, 1, 0), SOC_DAPM_SINGLE("MIC2 Switch", M98090_REG_LEFT_HP_MIXER, M98090_MIXHPL_MIC2_SHIFT, 1, 0), }; /* Right headphone mixer switch */ static const struct snd_kcontrol_new max98090_right_hp_mixer_controls[] = { SOC_DAPM_SINGLE("Left DAC Switch", M98090_REG_RIGHT_HP_MIXER, M98090_MIXHPR_DACL_SHIFT, 1, 0), SOC_DAPM_SINGLE("Right DAC Switch", M98090_REG_RIGHT_HP_MIXER, M98090_MIXHPR_DACR_SHIFT, 1, 0), SOC_DAPM_SINGLE("LINEA Switch", M98090_REG_RIGHT_HP_MIXER, M98090_MIXHPR_LINEA_SHIFT, 1, 0), SOC_DAPM_SINGLE("LINEB Switch", M98090_REG_RIGHT_HP_MIXER, M98090_MIXHPR_LINEB_SHIFT, 1, 0), SOC_DAPM_SINGLE("MIC1 Switch", M98090_REG_RIGHT_HP_MIXER, M98090_MIXHPR_MIC1_SHIFT, 1, 0), SOC_DAPM_SINGLE("MIC2 Switch", M98090_REG_RIGHT_HP_MIXER, M98090_MIXHPR_MIC2_SHIFT, 1, 0), }; /* Left receiver mixer switch */ static const struct snd_kcontrol_new max98090_left_rcv_mixer_controls[] = { SOC_DAPM_SINGLE("Left DAC Switch", M98090_REG_RCV_LOUTL_MIXER, M98090_MIXRCVL_DACL_SHIFT, 1, 0), SOC_DAPM_SINGLE("Right DAC Switch", M98090_REG_RCV_LOUTL_MIXER, M98090_MIXRCVL_DACR_SHIFT, 1, 0), SOC_DAPM_SINGLE("LINEA Switch", M98090_REG_RCV_LOUTL_MIXER, M98090_MIXRCVL_LINEA_SHIFT, 1, 0), SOC_DAPM_SINGLE("LINEB Switch", M98090_REG_RCV_LOUTL_MIXER, M98090_MIXRCVL_LINEB_SHIFT, 1, 0), SOC_DAPM_SINGLE("MIC1 Switch", M98090_REG_RCV_LOUTL_MIXER, M98090_MIXRCVL_MIC1_SHIFT, 1, 0), SOC_DAPM_SINGLE("MIC2 Switch", M98090_REG_RCV_LOUTL_MIXER, M98090_MIXRCVL_MIC2_SHIFT, 1, 0), }; /* Right receiver mixer switch */ static const struct snd_kcontrol_new max98090_right_rcv_mixer_controls[] = { SOC_DAPM_SINGLE("Left DAC Switch", M98090_REG_LOUTR_MIXER, M98090_MIXRCVR_DACL_SHIFT, 1, 0), SOC_DAPM_SINGLE("Right DAC Switch", M98090_REG_LOUTR_MIXER, M98090_MIXRCVR_DACR_SHIFT, 1, 0), SOC_DAPM_SINGLE("LINEA Switch", M98090_REG_LOUTR_MIXER, M98090_MIXRCVR_LINEA_SHIFT, 1, 0), SOC_DAPM_SINGLE("LINEB Switch", M98090_REG_LOUTR_MIXER, M98090_MIXRCVR_LINEB_SHIFT, 1, 0), SOC_DAPM_SINGLE("MIC1 Switch", M98090_REG_LOUTR_MIXER, M98090_MIXRCVR_MIC1_SHIFT, 1, 0), SOC_DAPM_SINGLE("MIC2 Switch", M98090_REG_LOUTR_MIXER, M98090_MIXRCVR_MIC2_SHIFT, 1, 0), }; static const char *linmod_mux_text[] = { "Left Only", "Left and Right" }; static SOC_ENUM_SINGLE_DECL(linmod_mux_enum, M98090_REG_LOUTR_MIXER, M98090_LINMOD_SHIFT, linmod_mux_text); static const struct snd_kcontrol_new max98090_linmod_mux = SOC_DAPM_ENUM("LINMOD Mux", linmod_mux_enum); static const char *mixhpsel_mux_text[] = { "DAC Only", "HP Mixer" }; /* * This is a mux as it selects the HP output, but to DAPM it is a Mixer enable */ static SOC_ENUM_SINGLE_DECL(mixhplsel_mux_enum, M98090_REG_HP_CONTROL, M98090_MIXHPLSEL_SHIFT, mixhpsel_mux_text); static const struct snd_kcontrol_new max98090_mixhplsel_mux = SOC_DAPM_ENUM("MIXHPLSEL Mux", mixhplsel_mux_enum); static SOC_ENUM_SINGLE_DECL(mixhprsel_mux_enum, M98090_REG_HP_CONTROL, M98090_MIXHPRSEL_SHIFT, mixhpsel_mux_text); static const struct snd_kcontrol_new max98090_mixhprsel_mux = SOC_DAPM_ENUM("MIXHPRSEL Mux", mixhprsel_mux_enum); static const struct snd_soc_dapm_widget max98090_dapm_widgets[] = { SND_SOC_DAPM_INPUT("MIC1"), SND_SOC_DAPM_INPUT("MIC2"), SND_SOC_DAPM_INPUT("DMICL"), SND_SOC_DAPM_INPUT("DMICR"), SND_SOC_DAPM_INPUT("IN1"), SND_SOC_DAPM_INPUT("IN2"), SND_SOC_DAPM_INPUT("IN3"), SND_SOC_DAPM_INPUT("IN4"), SND_SOC_DAPM_INPUT("IN5"), SND_SOC_DAPM_INPUT("IN6"), SND_SOC_DAPM_INPUT("IN12"), SND_SOC_DAPM_INPUT("IN34"), SND_SOC_DAPM_INPUT("IN56"), SND_SOC_DAPM_SUPPLY("MICBIAS", M98090_REG_INPUT_ENABLE, M98090_MBEN_SHIFT, 0, NULL, 0), SND_SOC_DAPM_SUPPLY("SHDN", M98090_REG_DEVICE_SHUTDOWN, M98090_SHDNN_SHIFT, 0, NULL, 0), SND_SOC_DAPM_SUPPLY("SDIEN", M98090_REG_IO_CONFIGURATION, M98090_SDIEN_SHIFT, 0, NULL, 0), SND_SOC_DAPM_SUPPLY("SDOEN", M98090_REG_IO_CONFIGURATION, M98090_SDOEN_SHIFT, 0, NULL, 0), SND_SOC_DAPM_SUPPLY("DMICL_ENA", M98090_REG_DIGITAL_MIC_ENABLE, M98090_DIGMICL_SHIFT, 0, max98090_shdn_event, SND_SOC_DAPM_POST_PMU), SND_SOC_DAPM_SUPPLY("DMICR_ENA", M98090_REG_DIGITAL_MIC_ENABLE, M98090_DIGMICR_SHIFT, 0, max98090_shdn_event, SND_SOC_DAPM_POST_PMU), SND_SOC_DAPM_SUPPLY("AHPF", M98090_REG_FILTER_CONFIG, M98090_AHPF_SHIFT, 0, NULL, 0), /* * Note: Sysclk and misc power supplies are taken care of by SHDN */ SND_SOC_DAPM_MUX("MIC1 Mux", SND_SOC_NOPM, 0, 0, &max98090_mic1_mux), SND_SOC_DAPM_MUX("MIC2 Mux", SND_SOC_NOPM, 0, 0, &max98090_mic2_mux), SND_SOC_DAPM_MUX("DMIC Mux", SND_SOC_NOPM, 0, 0, &max98090_dmic_mux), SND_SOC_DAPM_PGA_E("MIC1 Input", M98090_REG_MIC1_INPUT_LEVEL, M98090_MIC_PA1EN_SHIFT, 0, NULL, 0, max98090_micinput_event, SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD), SND_SOC_DAPM_PGA_E("MIC2 Input", M98090_REG_MIC2_INPUT_LEVEL, M98090_MIC_PA2EN_SHIFT, 0, NULL, 0, max98090_micinput_event, SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD), SND_SOC_DAPM_MIXER("LINEA Mixer", SND_SOC_NOPM, 0, 0, &max98090_linea_mixer_controls[0], ARRAY_SIZE(max98090_linea_mixer_controls)), SND_SOC_DAPM_MIXER("LINEB Mixer", SND_SOC_NOPM, 0, 0, &max98090_lineb_mixer_controls[0], ARRAY_SIZE(max98090_lineb_mixer_controls)), SND_SOC_DAPM_PGA("LINEA Input", M98090_REG_INPUT_ENABLE, M98090_LINEAEN_SHIFT, 0, NULL, 0), SND_SOC_DAPM_PGA("LINEB Input", M98090_REG_INPUT_ENABLE, M98090_LINEBEN_SHIFT, 0, NULL, 0), SND_SOC_DAPM_MIXER("Left ADC Mixer", SND_SOC_NOPM, 0, 0, &max98090_left_adc_mixer_controls[0], ARRAY_SIZE(max98090_left_adc_mixer_controls)), SND_SOC_DAPM_MIXER("Right ADC Mixer", SND_SOC_NOPM, 0, 0, &max98090_right_adc_mixer_controls[0], ARRAY_SIZE(max98090_right_adc_mixer_controls)), SND_SOC_DAPM_ADC_E("ADCL", NULL, M98090_REG_INPUT_ENABLE, M98090_ADLEN_SHIFT, 0, max98090_shdn_event, SND_SOC_DAPM_POST_PMU), SND_SOC_DAPM_ADC_E("ADCR", NULL, M98090_REG_INPUT_ENABLE, M98090_ADREN_SHIFT, 0, max98090_shdn_event, SND_SOC_DAPM_POST_PMU), SND_SOC_DAPM_AIF_OUT("AIFOUTL", "HiFi Capture", 0, SND_SOC_NOPM, 0, 0), SND_SOC_DAPM_AIF_OUT("AIFOUTR", "HiFi Capture", 1, SND_SOC_NOPM, 0, 0), SND_SOC_DAPM_MUX("LBENL Mux", SND_SOC_NOPM, 0, 0, &max98090_lbenl_mux), SND_SOC_DAPM_MUX("LBENR Mux", SND_SOC_NOPM, 0, 0, &max98090_lbenr_mux), SND_SOC_DAPM_MUX("LTENL Mux", SND_SOC_NOPM, 0, 0, &max98090_ltenl_mux), SND_SOC_DAPM_MUX("LTENR Mux", SND_SOC_NOPM, 0, 0, &max98090_ltenr_mux), SND_SOC_DAPM_MUX("STENL Mux", SND_SOC_NOPM, 0, 0, &max98090_stenl_mux), SND_SOC_DAPM_MUX("STENR Mux", SND_SOC_NOPM, 0, 0, &max98090_stenr_mux), SND_SOC_DAPM_AIF_IN("AIFINL", "HiFi Playback", 0, SND_SOC_NOPM, 0, 0), SND_SOC_DAPM_AIF_IN("AIFINR", "HiFi Playback", 1, SND_SOC_NOPM, 0, 0), SND_SOC_DAPM_DAC("DACL", NULL, M98090_REG_OUTPUT_ENABLE, M98090_DALEN_SHIFT, 0), SND_SOC_DAPM_DAC("DACR", NULL, M98090_REG_OUTPUT_ENABLE, M98090_DAREN_SHIFT, 0), SND_SOC_DAPM_MIXER("Left Headphone Mixer", SND_SOC_NOPM, 0, 0, &max98090_left_hp_mixer_controls[0], ARRAY_SIZE(max98090_left_hp_mixer_controls)), SND_SOC_DAPM_MIXER("Right Headphone Mixer", SND_SOC_NOPM, 0, 0, &max98090_right_hp_mixer_controls[0], ARRAY_SIZE(max98090_right_hp_mixer_controls)), SND_SOC_DAPM_MIXER("Left Speaker Mixer", SND_SOC_NOPM, 0, 0, &max98090_left_speaker_mixer_controls[0], ARRAY_SIZE(max98090_left_speaker_mixer_controls)), SND_SOC_DAPM_MIXER("Right Speaker Mixer", SND_SOC_NOPM, 0, 0, &max98090_right_speaker_mixer_controls[0], ARRAY_SIZE(max98090_right_speaker_mixer_controls)), SND_SOC_DAPM_MIXER("Left Receiver Mixer", SND_SOC_NOPM, 0, 0, &max98090_left_rcv_mixer_controls[0], ARRAY_SIZE(max98090_left_rcv_mixer_controls)), SND_SOC_DAPM_MIXER("Right Receiver Mixer", SND_SOC_NOPM, 0, 0, &max98090_right_rcv_mixer_controls[0], ARRAY_SIZE(max98090_right_rcv_mixer_controls)), SND_SOC_DAPM_MUX("LINMOD Mux", SND_SOC_NOPM, 0, 0, &max98090_linmod_mux), SND_SOC_DAPM_MUX("MIXHPLSEL Mux", SND_SOC_NOPM, 0, 0, &max98090_mixhplsel_mux), SND_SOC_DAPM_MUX("MIXHPRSEL Mux", SND_SOC_NOPM, 0, 0, &max98090_mixhprsel_mux), SND_SOC_DAPM_PGA("HP Left Out", M98090_REG_OUTPUT_ENABLE, M98090_HPLEN_SHIFT, 0, NULL, 0), SND_SOC_DAPM_PGA("HP Right Out", M98090_REG_OUTPUT_ENABLE, M98090_HPREN_SHIFT, 0, NULL, 0), SND_SOC_DAPM_PGA("SPK Left Out", M98090_REG_OUTPUT_ENABLE, M98090_SPLEN_SHIFT, 0, NULL, 0), SND_SOC_DAPM_PGA("SPK Right Out", M98090_REG_OUTPUT_ENABLE, M98090_SPREN_SHIFT, 0, NULL, 0), SND_SOC_DAPM_PGA("RCV Left Out", M98090_REG_OUTPUT_ENABLE, M98090_RCVLEN_SHIFT, 0, NULL, 0), SND_SOC_DAPM_PGA("RCV Right Out", M98090_REG_OUTPUT_ENABLE, M98090_RCVREN_SHIFT, 0, NULL, 0), SND_SOC_DAPM_OUTPUT("HPL"), SND_SOC_DAPM_OUTPUT("HPR"), SND_SOC_DAPM_OUTPUT("SPKL"), SND_SOC_DAPM_OUTPUT("SPKR"), SND_SOC_DAPM_OUTPUT("RCVL"), SND_SOC_DAPM_OUTPUT("RCVR"), }; static const struct snd_soc_dapm_widget max98091_dapm_widgets[] = { SND_SOC_DAPM_INPUT("DMIC3"), SND_SOC_DAPM_INPUT("DMIC4"), SND_SOC_DAPM_SUPPLY("DMIC3_ENA", M98090_REG_DIGITAL_MIC_ENABLE, M98090_DIGMIC3_SHIFT, 0, NULL, 0), SND_SOC_DAPM_SUPPLY("DMIC4_ENA", M98090_REG_DIGITAL_MIC_ENABLE, M98090_DIGMIC4_SHIFT, 0, NULL, 0), }; static const struct snd_soc_dapm_route max98090_dapm_routes[] = { {"MIC1 Input", NULL, "MIC1"}, {"MIC2 Input", NULL, "MIC2"}, {"DMICL", NULL, "DMICL_ENA"}, {"DMICL", NULL, "DMICR_ENA"}, {"DMICR", NULL, "DMICL_ENA"}, {"DMICR", NULL, "DMICR_ENA"}, {"DMICL", NULL, "AHPF"}, {"DMICR", NULL, "AHPF"}, /* MIC1 input mux */ {"MIC1 Mux", "IN12", "IN12"}, {"MIC1 Mux", "IN56", "IN56"}, /* MIC2 input mux */ {"MIC2 Mux", "IN34", "IN34"}, {"MIC2 Mux", "IN56", "IN56"}, {"MIC1 Input", NULL, "MIC1 Mux"}, {"MIC2 Input", NULL, "MIC2 Mux"}, /* Left ADC input mixer */ {"Left ADC Mixer", "IN12 Switch", "IN12"}, {"Left ADC Mixer", "IN34 Switch", "IN34"}, {"Left ADC Mixer", "IN56 Switch", "IN56"}, {"Left ADC Mixer", "LINEA Switch", "LINEA Input"}, {"Left ADC Mixer", "LINEB Switch", "LINEB Input"}, {"Left ADC Mixer", "MIC1 Switch", "MIC1 Input"}, {"Left ADC Mixer", "MIC2 Switch", "MIC2 Input"}, /* Right ADC input mixer */ {"Right ADC Mixer", "IN12 Switch", "IN12"}, {"Right ADC Mixer", "IN34 Switch", "IN34"}, {"Right ADC Mixer", "IN56 Switch", "IN56"}, {"Right ADC Mixer", "LINEA Switch", "LINEA Input"}, {"Right ADC Mixer", "LINEB Switch", "LINEB Input"}, {"Right ADC Mixer", "MIC1 Switch", "MIC1 Input"}, {"Right ADC Mixer", "MIC2 Switch", "MIC2 Input"}, /* Line A input mixer */ {"LINEA Mixer", "IN1 Switch", "IN1"}, {"LINEA Mixer", "IN3 Switch", "IN3"}, {"LINEA Mixer", "IN5 Switch", "IN5"}, {"LINEA Mixer", "IN34 Switch", "IN34"}, /* Line B input mixer */ {"LINEB Mixer", "IN2 Switch", "IN2"}, {"LINEB Mixer", "IN4 Switch", "IN4"}, {"LINEB Mixer", "IN6 Switch", "IN6"}, {"LINEB Mixer", "IN56 Switch", "IN56"}, {"LINEA Input", NULL, "LINEA Mixer"}, {"LINEB Input", NULL, "LINEB Mixer"}, /* Inputs */ {"ADCL", NULL, "Left ADC Mixer"}, {"ADCR", NULL, "Right ADC Mixer"}, {"ADCL", NULL, "SHDN"}, {"ADCR", NULL, "SHDN"}, {"DMIC Mux", "ADC", "ADCL"}, {"DMIC Mux", "ADC", "ADCR"}, {"DMIC Mux", "DMIC", "DMICL"}, {"DMIC Mux", "DMIC", "DMICR"}, {"LBENL Mux", "Normal", "DMIC Mux"}, {"LBENL Mux", "Loopback", "LTENL Mux"}, {"LBENR Mux", "Normal", "DMIC Mux"}, {"LBENR Mux", "Loopback", "LTENR Mux"}, {"AIFOUTL", NULL, "LBENL Mux"}, {"AIFOUTR", NULL, "LBENR Mux"}, {"AIFOUTL", NULL, "SHDN"}, {"AIFOUTR", NULL, "SHDN"}, {"AIFOUTL", NULL, "SDOEN"}, {"AIFOUTR", NULL, "SDOEN"}, {"LTENL Mux", "Normal", "AIFINL"}, {"LTENL Mux", "Loopthrough", "LBENL Mux"}, {"LTENR Mux", "Normal", "AIFINR"}, {"LTENR Mux", "Loopthrough", "LBENR Mux"}, {"DACL", NULL, "LTENL Mux"}, {"DACR", NULL, "LTENR Mux"}, {"STENL Mux", "Sidetone Left", "ADCL"}, {"STENL Mux", "Sidetone Left", "DMICL"}, {"STENR Mux", "Sidetone Right", "ADCR"}, {"STENR Mux", "Sidetone Right", "DMICR"}, {"DACL", NULL, "STENL Mux"}, {"DACR", NULL, "STENR Mux"}, {"AIFINL", NULL, "SHDN"}, {"AIFINR", NULL, "SHDN"}, {"AIFINL", NULL, "SDIEN"}, {"AIFINR", NULL, "SDIEN"}, {"DACL", NULL, "SHDN"}, {"DACR", NULL, "SHDN"}, /* Left headphone output mixer */ {"Left Headphone Mixer", "Left DAC Switch", "DACL"}, {"Left Headphone Mixer", "Right DAC Switch", "DACR"}, {"Left Headphone Mixer", "MIC1 Switch", "MIC1 Input"}, {"Left Headphone Mixer", "MIC2 Switch", "MIC2 Input"}, {"Left Headphone Mixer", "LINEA Switch", "LINEA Input"}, {"Left Headphone Mixer", "LINEB Switch", "LINEB Input"}, /* Right headphone output mixer */ {"Right Headphone Mixer", "Left DAC Switch", "DACL"}, {"Right Headphone Mixer", "Right DAC Switch", "DACR"}, {"Right Headphone Mixer", "MIC1 Switch", "MIC1 Input"}, {"Right Headphone Mixer", "MIC2 Switch", "MIC2 Input"}, {"Right Headphone Mixer", "LINEA Switch", "LINEA Input"}, {"Right Headphone Mixer", "LINEB Switch", "LINEB Input"}, /* Left speaker output mixer */ {"Left Speaker Mixer", "Left DAC Switch", "DACL"}, {"Left Speaker Mixer", "Right DAC Switch", "DACR"}, {"Left Speaker Mixer", "MIC1 Switch", "MIC1 Input"}, {"Left Speaker Mixer", "MIC2 Switch", "MIC2 Input"}, {"Left Speaker Mixer", "LINEA Switch", "LINEA Input"}, {"Left Speaker Mixer", "LINEB Switch", "LINEB Input"}, /* Right speaker output mixer */ {"Right Speaker Mixer", "Left DAC Switch", "DACL"}, {"Right Speaker Mixer", "Right DAC Switch", "DACR"}, {"Right Speaker Mixer", "MIC1 Switch", "MIC1 Input"}, {"Right Speaker Mixer", "MIC2 Switch", "MIC2 Input"}, {"Right Speaker Mixer", "LINEA Switch", "LINEA Input"}, {"Right Speaker Mixer", "LINEB Switch", "LINEB Input"}, /* Left Receiver output mixer */ {"Left Receiver Mixer", "Left DAC Switch", "DACL"}, {"Left Receiver Mixer", "Right DAC Switch", "DACR"}, {"Left Receiver Mixer", "MIC1 Switch", "MIC1 Input"}, {"Left Receiver Mixer", "MIC2 Switch", "MIC2 Input"}, {"Left Receiver Mixer", "LINEA Switch", "LINEA Input"}, {"Left Receiver Mixer", "LINEB Switch", "LINEB Input"}, /* Right Receiver output mixer */ {"Right Receiver Mixer", "Left DAC Switch", "DACL"}, {"Right Receiver Mixer", "Right DAC Switch", "DACR"}, {"Right Receiver Mixer", "MIC1 Switch", "MIC1 Input"}, {"Right Receiver Mixer", "MIC2 Switch", "MIC2 Input"}, {"Right Receiver Mixer", "LINEA Switch", "LINEA Input"}, {"Right Receiver Mixer", "LINEB Switch", "LINEB Input"}, {"MIXHPLSEL Mux", "HP Mixer", "Left Headphone Mixer"}, /* * Disable this for lowest power if bypassing * the DAC with an analog signal */ {"HP Left Out", NULL, "DACL"}, {"HP Left Out", NULL, "MIXHPLSEL Mux"}, {"MIXHPRSEL Mux", "HP Mixer", "Right Headphone Mixer"}, /* * Disable this for lowest power if bypassing * the DAC with an analog signal */ {"HP Right Out", NULL, "DACR"}, {"HP Right Out", NULL, "MIXHPRSEL Mux"}, {"SPK Left Out", NULL, "Left Speaker Mixer"}, {"SPK Right Out", NULL, "Right Speaker Mixer"}, {"RCV Left Out", NULL, "Left Receiver Mixer"}, {"LINMOD Mux", "Left and Right", "Right Receiver Mixer"}, {"LINMOD Mux", "Left Only", "Left Receiver Mixer"}, {"RCV Right Out", NULL, "LINMOD Mux"}, {"HPL", NULL, "HP Left Out"}, {"HPR", NULL, "HP Right Out"}, {"SPKL", NULL, "SPK Left Out"}, {"SPKR", NULL, "SPK Right Out"}, {"RCVL", NULL, "RCV Left Out"}, {"RCVR", NULL, "RCV Right Out"}, }; static const struct snd_soc_dapm_route max98091_dapm_routes[] = { /* DMIC inputs */ {"DMIC3", NULL, "DMIC3_ENA"}, {"DMIC4", NULL, "DMIC4_ENA"}, {"DMIC3", NULL, "AHPF"}, {"DMIC4", NULL, "AHPF"}, }; static int max98090_add_widgets(struct snd_soc_component *component) { struct max98090_priv *max98090 = snd_soc_component_get_drvdata(component); struct snd_soc_dapm_context *dapm = snd_soc_component_get_dapm(component); snd_soc_add_component_controls(component, max98090_snd_controls, ARRAY_SIZE(max98090_snd_controls)); if (max98090->devtype == MAX98091) { snd_soc_add_component_controls(component, max98091_snd_controls, ARRAY_SIZE(max98091_snd_controls)); } snd_soc_dapm_new_controls(dapm, max98090_dapm_widgets, ARRAY_SIZE(max98090_dapm_widgets)); snd_soc_dapm_add_routes(dapm, max98090_dapm_routes, ARRAY_SIZE(max98090_dapm_routes)); if (max98090->devtype == MAX98091) { snd_soc_dapm_new_controls(dapm, max98091_dapm_widgets, ARRAY_SIZE(max98091_dapm_widgets)); snd_soc_dapm_add_routes(dapm, max98091_dapm_routes, ARRAY_SIZE(max98091_dapm_routes)); } return 0; } static const int pclk_rates[] = { 12000000, 12000000, 13000000, 13000000, 16000000, 16000000, 19200000, 19200000 }; static const int lrclk_rates[] = { 8000, 16000, 8000, 16000, 8000, 16000, 8000, 16000 }; static const int user_pclk_rates[] = { 13000000, 13000000, 19200000, 19200000, }; static const int user_lrclk_rates[] = { 44100, 48000, 44100, 48000, }; static const unsigned long long ni_value[] = { 3528, 768, 441, 8 }; static const unsigned long long mi_value[] = { 8125, 1625, 1500, 25 }; static void max98090_configure_bclk(struct snd_soc_component *component) { struct max98090_priv *max98090 = snd_soc_component_get_drvdata(component); unsigned long long ni; int i; if (!max98090->sysclk) { dev_err(component->dev, "No SYSCLK configured\n"); return; } if (!max98090->bclk || !max98090->lrclk) { dev_err(component->dev, "No audio clocks configured\n"); return; } /* Skip configuration when operating as slave */ if (!(snd_soc_component_read(component, M98090_REG_MASTER_MODE) & M98090_MAS_MASK)) { return; } /* Check for supported PCLK to LRCLK ratios */ for (i = 0; i < ARRAY_SIZE(pclk_rates); i++) { if ((pclk_rates[i] == max98090->sysclk) && (lrclk_rates[i] == max98090->lrclk)) { dev_dbg(component->dev, "Found supported PCLK to LRCLK rates 0x%x\n", i + 0x8); snd_soc_component_update_bits(component, M98090_REG_CLOCK_MODE, M98090_FREQ_MASK, (i + 0x8) << M98090_FREQ_SHIFT); snd_soc_component_update_bits(component, M98090_REG_CLOCK_MODE, M98090_USE_M1_MASK, 0); return; } } /* Check for user calculated MI and NI ratios */ for (i = 0; i < ARRAY_SIZE(user_pclk_rates); i++) { if ((user_pclk_rates[i] == max98090->sysclk) && (user_lrclk_rates[i] == max98090->lrclk)) { dev_dbg(component->dev, "Found user supported PCLK to LRCLK rates\n"); dev_dbg(component->dev, "i %d ni %lld mi %lld\n", i, ni_value[i], mi_value[i]); snd_soc_component_update_bits(component, M98090_REG_CLOCK_MODE, M98090_FREQ_MASK, 0); snd_soc_component_update_bits(component, M98090_REG_CLOCK_MODE, M98090_USE_M1_MASK, 1 << M98090_USE_M1_SHIFT); snd_soc_component_write(component, M98090_REG_CLOCK_RATIO_NI_MSB, (ni_value[i] >> 8) & 0x7F); snd_soc_component_write(component, M98090_REG_CLOCK_RATIO_NI_LSB, ni_value[i] & 0xFF); snd_soc_component_write(component, M98090_REG_CLOCK_RATIO_MI_MSB, (mi_value[i] >> 8) & 0x7F); snd_soc_component_write(component, M98090_REG_CLOCK_RATIO_MI_LSB, mi_value[i] & 0xFF); return; } } /* * Calculate based on MI = 65536 (not as good as either method above) */ snd_soc_component_update_bits(component, M98090_REG_CLOCK_MODE, M98090_FREQ_MASK, 0); snd_soc_component_update_bits(component, M98090_REG_CLOCK_MODE, M98090_USE_M1_MASK, 0); /* * Configure NI when operating as master * Note: There is a small, but significant audio quality improvement * by calculating ni and mi. */ ni = 65536ULL * (max98090->lrclk < 50000 ? 96ULL : 48ULL) * (unsigned long long int)max98090->lrclk; do_div(ni, (unsigned long long int)max98090->sysclk); dev_info(component->dev, "No better method found\n"); dev_info(component->dev, "Calculating ni %lld with mi 65536\n", ni); snd_soc_component_write(component, M98090_REG_CLOCK_RATIO_NI_MSB, (ni >> 8) & 0x7F); snd_soc_component_write(component, M98090_REG_CLOCK_RATIO_NI_LSB, ni & 0xFF); } static int max98090_dai_set_fmt(struct snd_soc_dai *codec_dai, unsigned int fmt) { struct snd_soc_component *component = codec_dai->component; struct max98090_priv *max98090 = snd_soc_component_get_drvdata(component); struct max98090_cdata *cdata; u8 regval, tdm_regval; max98090->dai_fmt = fmt; cdata = &max98090->dai[0]; if (fmt != cdata->fmt) { cdata->fmt = fmt; regval = 0; tdm_regval = 0; switch (fmt & SND_SOC_DAIFMT_CLOCK_PROVIDER_MASK) { case SND_SOC_DAIFMT_CBC_CFC: /* Set to consumer mode PLL - MAS mode off */ snd_soc_component_write(component, M98090_REG_CLOCK_RATIO_NI_MSB, 0x00); snd_soc_component_write(component, M98090_REG_CLOCK_RATIO_NI_LSB, 0x00); snd_soc_component_update_bits(component, M98090_REG_CLOCK_MODE, M98090_USE_M1_MASK, 0); max98090->master = false; break; case SND_SOC_DAIFMT_CBP_CFP: /* Set to provider mode */ if (max98090->tdm_slots == 4) { /* TDM */ regval |= M98090_MAS_MASK | M98090_BSEL_64; } else if (max98090->tdm_slots == 3) { /* TDM */ regval |= M98090_MAS_MASK | M98090_BSEL_48; } else { /* Few TDM slots, or No TDM */ regval |= M98090_MAS_MASK | M98090_BSEL_32; } max98090->master = true; break; default: dev_err(component->dev, "DAI clock mode unsupported"); return -EINVAL; } snd_soc_component_write(component, M98090_REG_MASTER_MODE, regval); regval = 0; switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) { case SND_SOC_DAIFMT_I2S: regval |= M98090_DLY_MASK; break; case SND_SOC_DAIFMT_LEFT_J: break; case SND_SOC_DAIFMT_RIGHT_J: regval |= M98090_RJ_MASK; break; case SND_SOC_DAIFMT_DSP_A: tdm_regval |= M98090_TDM_MASK; break; default: dev_err(component->dev, "DAI format unsupported"); return -EINVAL; } switch (fmt & SND_SOC_DAIFMT_INV_MASK) { case SND_SOC_DAIFMT_NB_NF: break; case SND_SOC_DAIFMT_NB_IF: regval |= M98090_WCI_MASK; break; case SND_SOC_DAIFMT_IB_NF: regval |= M98090_BCI_MASK; break; case SND_SOC_DAIFMT_IB_IF: regval |= M98090_BCI_MASK|M98090_WCI_MASK; break; default: dev_err(component->dev, "DAI invert mode unsupported"); return -EINVAL; } /* * This accommodates an inverted logic in the MAX98090 chip * for Bit Clock Invert (BCI). The inverted logic is only * seen for the case of TDM mode. The remaining cases have * normal logic. */ if (tdm_regval) regval ^= M98090_BCI_MASK; snd_soc_component_write(component, M98090_REG_INTERFACE_FORMAT, regval); regval = 0; if (tdm_regval) regval = max98090->tdm_lslot << M98090_TDM_SLOTL_SHIFT | max98090->tdm_rslot << M98090_TDM_SLOTR_SHIFT | 0 << M98090_TDM_SLOTDLY_SHIFT; snd_soc_component_write(component, M98090_REG_TDM_FORMAT, regval); snd_soc_component_write(component, M98090_REG_TDM_CONTROL, tdm_regval); } return 0; } static int max98090_set_tdm_slot(struct snd_soc_dai *codec_dai, unsigned int tx_mask, unsigned int rx_mask, int slots, int slot_width) { struct snd_soc_component *component = codec_dai->component; struct max98090_priv *max98090 = snd_soc_component_get_drvdata(component); if (slots < 0 || slots > 4) return -EINVAL; if (slot_width != 16) return -EINVAL; if (rx_mask != tx_mask) return -EINVAL; if (!rx_mask) return -EINVAL; max98090->tdm_slots = slots; max98090->tdm_lslot = ffs(rx_mask) - 1; max98090->tdm_rslot = fls(rx_mask) - 1; return 0; } static int max98090_set_bias_level(struct snd_soc_component *component, enum snd_soc_bias_level level) { struct max98090_priv *max98090 = snd_soc_component_get_drvdata(component); int ret; switch (level) { case SND_SOC_BIAS_ON: break; case SND_SOC_BIAS_PREPARE: /* * SND_SOC_BIAS_PREPARE is called while preparing for a * transition to ON or away from ON. If current bias_level * is SND_SOC_BIAS_ON, then it is preparing for a transition * away from ON. Disable the clock in that case, otherwise * enable it. */ if (IS_ERR(max98090->mclk)) break; if (snd_soc_component_get_bias_level(component) == SND_SOC_BIAS_ON) { clk_disable_unprepare(max98090->mclk); } else { ret = clk_prepare_enable(max98090->mclk); if (ret) return ret; } break; case SND_SOC_BIAS_STANDBY: if (snd_soc_component_get_bias_level(component) == SND_SOC_BIAS_OFF) { ret = regcache_sync(max98090->regmap); if (ret != 0) { dev_err(component->dev, "Failed to sync cache: %d\n", ret); return ret; } } break; case SND_SOC_BIAS_OFF: /* Set internal pull-up to lowest power mode */ snd_soc_component_update_bits(component, M98090_REG_JACK_DETECT, M98090_JDWK_MASK, M98090_JDWK_MASK); regcache_mark_dirty(max98090->regmap); break; } return 0; } static const int dmic_divisors[] = { 2, 3, 4, 5, 6, 8 }; static const int comp_lrclk_rates[] = { 8000, 16000, 32000, 44100, 48000, 96000 }; struct dmic_table { int pclk; struct { int freq; int comp[6]; /* One each for 8, 16, 32, 44.1, 48, and 96 kHz */ } settings[6]; /* One for each dmic divisor. */ }; static const struct dmic_table dmic_table[] = { /* One for each pclk freq. */ { .pclk = 11289600, .settings = { { .freq = 2, .comp = { 7, 8, 3, 3, 3, 3 } }, { .freq = 1, .comp = { 7, 8, 2, 2, 2, 2 } }, { .freq = 0, .comp = { 7, 8, 3, 3, 3, 3 } }, { .freq = 0, .comp = { 7, 8, 6, 6, 6, 6 } }, { .freq = 0, .comp = { 7, 8, 3, 3, 3, 3 } }, { .freq = 0, .comp = { 7, 8, 3, 3, 3, 3 } }, }, }, { .pclk = 12000000, .settings = { { .freq = 2, .comp = { 7, 8, 3, 3, 3, 3 } }, { .freq = 1, .comp = { 7, 8, 2, 2, 2, 2 } }, { .freq = 0, .comp = { 7, 8, 3, 3, 3, 3 } }, { .freq = 0, .comp = { 7, 8, 5, 5, 6, 6 } }, { .freq = 0, .comp = { 7, 8, 3, 3, 3, 3 } }, { .freq = 0, .comp = { 7, 8, 3, 3, 3, 3 } }, } }, { .pclk = 12288000, .settings = { { .freq = 2, .comp = { 7, 8, 3, 3, 3, 3 } }, { .freq = 1, .comp = { 7, 8, 2, 2, 2, 2 } }, { .freq = 0, .comp = { 7, 8, 3, 3, 3, 3 } }, { .freq = 0, .comp = { 7, 8, 6, 6, 6, 6 } }, { .freq = 0, .comp = { 7, 8, 3, 3, 3, 3 } }, { .freq = 0, .comp = { 7, 8, 3, 3, 3, 3 } }, } }, { .pclk = 13000000, .settings = { { .freq = 2, .comp = { 7, 8, 1, 1, 1, 1 } }, { .freq = 1, .comp = { 7, 8, 0, 0, 0, 0 } }, { .freq = 0, .comp = { 7, 8, 1, 1, 1, 1 } }, { .freq = 0, .comp = { 7, 8, 4, 4, 5, 5 } }, { .freq = 0, .comp = { 7, 8, 1, 1, 1, 1 } }, { .freq = 0, .comp = { 7, 8, 1, 1, 1, 1 } }, } }, { .pclk = 19200000, .settings = { { .freq = 2, .comp = { 0, 0, 0, 0, 0, 0 } }, { .freq = 1, .comp = { 7, 8, 1, 1, 1, 1 } }, { .freq = 0, .comp = { 7, 8, 5, 5, 6, 6 } }, { .freq = 0, .comp = { 7, 8, 2, 2, 3, 3 } }, { .freq = 0, .comp = { 7, 8, 1, 1, 2, 2 } }, { .freq = 0, .comp = { 7, 8, 5, 5, 6, 6 } }, } }, }; static int max98090_find_divisor(int target_freq, int pclk) { int current_diff = INT_MAX; int test_diff; int divisor_index = 0; int i; for (i = 0; i < ARRAY_SIZE(dmic_divisors); i++) { test_diff = abs(target_freq - (pclk / dmic_divisors[i])); if (test_diff < current_diff) { current_diff = test_diff; divisor_index = i; } } return divisor_index; } static int max98090_find_closest_pclk(int pclk) { int m1; int m2; int i; for (i = 0; i < ARRAY_SIZE(dmic_table); i++) { if (pclk == dmic_table[i].pclk) return i; if (pclk < dmic_table[i].pclk) { if (i == 0) return i; m1 = pclk - dmic_table[i-1].pclk; m2 = dmic_table[i].pclk - pclk; if (m1 < m2) return i - 1; else return i; } } return -EINVAL; } static int max98090_configure_dmic(struct max98090_priv *max98090, int target_dmic_clk, int pclk, int fs) { int micclk_index; int pclk_index; int dmic_freq; int dmic_comp; int i; pclk_index = max98090_find_closest_pclk(pclk); if (pclk_index < 0) return pclk_index; micclk_index = max98090_find_divisor(target_dmic_clk, pclk); for (i = 0; i < ARRAY_SIZE(comp_lrclk_rates) - 1; i++) { if (fs <= (comp_lrclk_rates[i] + comp_lrclk_rates[i+1]) / 2) break; } dmic_freq = dmic_table[pclk_index].settings[micclk_index].freq; dmic_comp = dmic_table[pclk_index].settings[micclk_index].comp[i]; regmap_update_bits(max98090->regmap, M98090_REG_DIGITAL_MIC_ENABLE, M98090_MICCLK_MASK, micclk_index << M98090_MICCLK_SHIFT); regmap_update_bits(max98090->regmap, M98090_REG_DIGITAL_MIC_CONFIG, M98090_DMIC_COMP_MASK | M98090_DMIC_FREQ_MASK, dmic_comp << M98090_DMIC_COMP_SHIFT | dmic_freq << M98090_DMIC_FREQ_SHIFT); return 0; } static int max98090_dai_startup(struct snd_pcm_substream *substream, struct snd_soc_dai *dai) { struct snd_soc_component *component = dai->component; struct max98090_priv *max98090 = snd_soc_component_get_drvdata(component); unsigned int fmt = max98090->dai_fmt; /* Remove 24-bit format support if it is not in right justified mode. */ if ((fmt & SND_SOC_DAIFMT_FORMAT_MASK) != SND_SOC_DAIFMT_RIGHT_J) { substream->runtime->hw.formats = SNDRV_PCM_FMTBIT_S16_LE; snd_pcm_hw_constraint_msbits(substream->runtime, 0, 16, 16); } return 0; } static int max98090_dai_hw_params(struct snd_pcm_substream *substream, struct snd_pcm_hw_params *params, struct snd_soc_dai *dai) { struct snd_soc_component *component = dai->component; struct max98090_priv *max98090 = snd_soc_component_get_drvdata(component); struct max98090_cdata *cdata; cdata = &max98090->dai[0]; max98090->bclk = snd_soc_params_to_bclk(params); if (params_channels(params) == 1) max98090->bclk *= 2; max98090->lrclk = params_rate(params); switch (params_width(params)) { case 16: snd_soc_component_update_bits(component, M98090_REG_INTERFACE_FORMAT, M98090_WS_MASK, 0); break; default: return -EINVAL; } if (max98090->master) max98090_configure_bclk(component); cdata->rate = max98090->lrclk; /* Update filter mode */ if (max98090->lrclk < 24000) snd_soc_component_update_bits(component, M98090_REG_FILTER_CONFIG, M98090_MODE_MASK, 0); else snd_soc_component_update_bits(component, M98090_REG_FILTER_CONFIG, M98090_MODE_MASK, M98090_MODE_MASK); /* Update sample rate mode */ if (max98090->lrclk < 50000) snd_soc_component_update_bits(component, M98090_REG_FILTER_CONFIG, M98090_DHF_MASK, 0); else snd_soc_component_update_bits(component, M98090_REG_FILTER_CONFIG, M98090_DHF_MASK, M98090_DHF_MASK); max98090_configure_dmic(max98090, max98090->dmic_freq, max98090->pclk, max98090->lrclk); return 0; } /* * PLL / Sysclk */ static int max98090_dai_set_sysclk(struct snd_soc_dai *dai, int clk_id, unsigned int freq, int dir) { struct snd_soc_component *component = dai->component; struct max98090_priv *max98090 = snd_soc_component_get_drvdata(component); /* Requested clock frequency is already setup */ if (freq == max98090->sysclk) return 0; if (!IS_ERR(max98090->mclk)) { freq = clk_round_rate(max98090->mclk, freq); clk_set_rate(max98090->mclk, freq); } /* Setup clocks for slave mode, and using the PLL * PSCLK = 0x01 (when master clk is 10MHz to 20MHz) * 0x02 (when master clk is 20MHz to 40MHz).. * 0x03 (when master clk is 40MHz to 60MHz).. */ if ((freq >= 10000000) && (freq <= 20000000)) { snd_soc_component_write(component, M98090_REG_SYSTEM_CLOCK, M98090_PSCLK_DIV1); max98090->pclk = freq; } else if ((freq > 20000000) && (freq <= 40000000)) { snd_soc_component_write(component, M98090_REG_SYSTEM_CLOCK, M98090_PSCLK_DIV2); max98090->pclk = freq >> 1; } else if ((freq > 40000000) && (freq <= 60000000)) { snd_soc_component_write(component, M98090_REG_SYSTEM_CLOCK, M98090_PSCLK_DIV4); max98090->pclk = freq >> 2; } else { dev_err(component->dev, "Invalid master clock frequency\n"); return -EINVAL; } max98090->sysclk = freq; return 0; } static int max98090_dai_mute(struct snd_soc_dai *codec_dai, int mute, int direction) { struct snd_soc_component *component = codec_dai->component; int regval; regval = mute ? M98090_DVM_MASK : 0; snd_soc_component_update_bits(component, M98090_REG_DAI_PLAYBACK_LEVEL, M98090_DVM_MASK, regval); return 0; } static int max98090_dai_trigger(struct snd_pcm_substream *substream, int cmd, struct snd_soc_dai *dai) { struct snd_soc_component *component = dai->component; struct max98090_priv *max98090 = snd_soc_component_get_drvdata(component); switch (cmd) { case SNDRV_PCM_TRIGGER_START: case SNDRV_PCM_TRIGGER_RESUME: case SNDRV_PCM_TRIGGER_PAUSE_RELEASE: if (!max98090->master && snd_soc_dai_active(dai) == 1) queue_delayed_work(system_power_efficient_wq, &max98090->pll_det_enable_work, msecs_to_jiffies(10)); break; case SNDRV_PCM_TRIGGER_STOP: case SNDRV_PCM_TRIGGER_SUSPEND: case SNDRV_PCM_TRIGGER_PAUSE_PUSH: if (!max98090->master && snd_soc_dai_active(dai) == 1) schedule_work(&max98090->pll_det_disable_work); break; default: break; } return 0; } static void max98090_pll_det_enable_work(struct work_struct *work) { struct max98090_priv *max98090 = container_of(work, struct max98090_priv, pll_det_enable_work.work); struct snd_soc_component *component = max98090->component; unsigned int status, mask; /* * Clear status register in order to clear possibly already occurred * PLL unlock. If PLL hasn't still locked, the status will be set * again and PLL unlock interrupt will occur. * Note this will clear all status bits */ regmap_read(max98090->regmap, M98090_REG_DEVICE_STATUS, &status); /* * Queue jack work in case jack state has just changed but handler * hasn't run yet */ regmap_read(max98090->regmap, M98090_REG_INTERRUPT_S, &mask); status &= mask; if (status & M98090_JDET_MASK) queue_delayed_work(system_power_efficient_wq, &max98090->jack_work, msecs_to_jiffies(100)); /* Enable PLL unlock interrupt */ snd_soc_component_update_bits(component, M98090_REG_INTERRUPT_S, M98090_IULK_MASK, 1 << M98090_IULK_SHIFT); } static void max98090_pll_det_disable_work(struct work_struct *work) { struct max98090_priv *max98090 = container_of(work, struct max98090_priv, pll_det_disable_work); struct snd_soc_component *component = max98090->component; cancel_delayed_work_sync(&max98090->pll_det_enable_work); /* Disable PLL unlock interrupt */ snd_soc_component_update_bits(component, M98090_REG_INTERRUPT_S, M98090_IULK_MASK, 0); } static void max98090_pll_work(struct max98090_priv *max98090) { struct snd_soc_component *component = max98090->component; unsigned int pll; int i; if (!snd_soc_component_active(component)) return; dev_info_ratelimited(component->dev, "PLL unlocked\n"); /* * As the datasheet suggested, the maximum PLL lock time should be * 7 msec. The workaround resets the codec softly by toggling SHDN * off and on if PLL failed to lock for 10 msec. Notably, there is * no suggested hold time for SHDN off. */ /* Toggle shutdown OFF then ON */ snd_soc_component_update_bits(component, M98090_REG_DEVICE_SHUTDOWN, M98090_SHDNN_MASK, 0); snd_soc_component_update_bits(component, M98090_REG_DEVICE_SHUTDOWN, M98090_SHDNN_MASK, M98090_SHDNN_MASK); for (i = 0; i < 10; ++i) { /* Give PLL time to lock */ usleep_range(1000, 1200); /* Check lock status */ pll = snd_soc_component_read( component, M98090_REG_DEVICE_STATUS); if (!(pll & M98090_ULK_MASK)) break; } } static void max98090_jack_work(struct work_struct *work) { struct max98090_priv *max98090 = container_of(work, struct max98090_priv, jack_work.work); struct snd_soc_component *component = max98090->component; int status = 0; int reg; /* Read a second time */ if (max98090->jack_state == M98090_JACK_STATE_NO_HEADSET) { /* Strong pull up allows mic detection */ snd_soc_component_update_bits(component, M98090_REG_JACK_DETECT, M98090_JDWK_MASK, 0); msleep(50); snd_soc_component_read(component, M98090_REG_JACK_STATUS); /* Weak pull up allows only insertion detection */ snd_soc_component_update_bits(component, M98090_REG_JACK_DETECT, M98090_JDWK_MASK, M98090_JDWK_MASK); } reg = snd_soc_component_read(component, M98090_REG_JACK_STATUS); switch (reg & (M98090_LSNS_MASK | M98090_JKSNS_MASK)) { case M98090_LSNS_MASK | M98090_JKSNS_MASK: dev_dbg(component->dev, "No Headset Detected\n"); max98090->jack_state = M98090_JACK_STATE_NO_HEADSET; status |= 0; break; case 0: if (max98090->jack_state == M98090_JACK_STATE_HEADSET) { dev_dbg(component->dev, "Headset Button Down Detected\n"); /* * max98090_headset_button_event(codec) * could be defined, then called here. */ status |= SND_JACK_HEADSET; status |= SND_JACK_BTN_0; break; } /* Line is reported as Headphone */ /* Nokia Headset is reported as Headphone */ /* Mono Headphone is reported as Headphone */ dev_dbg(component->dev, "Headphone Detected\n"); max98090->jack_state = M98090_JACK_STATE_HEADPHONE; status |= SND_JACK_HEADPHONE; break; case M98090_JKSNS_MASK: dev_dbg(component->dev, "Headset Detected\n"); max98090->jack_state = M98090_JACK_STATE_HEADSET; status |= SND_JACK_HEADSET; break; default: dev_dbg(component->dev, "Unrecognized Jack Status\n"); break; } snd_soc_jack_report(max98090->jack, status, SND_JACK_HEADSET | SND_JACK_BTN_0); } static irqreturn_t max98090_interrupt(int irq, void *data) { struct max98090_priv *max98090 = data; struct snd_soc_component *component = max98090->component; int ret; unsigned int mask; unsigned int active; /* Treat interrupt before codec is initialized as spurious */ if (component == NULL) return IRQ_NONE; dev_dbg(component->dev, "***** max98090_interrupt *****\n"); ret = regmap_read(max98090->regmap, M98090_REG_INTERRUPT_S, &mask); if (ret != 0) { dev_err(component->dev, "failed to read M98090_REG_INTERRUPT_S: %d\n", ret); return IRQ_NONE; } ret = regmap_read(max98090->regmap, M98090_REG_DEVICE_STATUS, &active); if (ret != 0) { dev_err(component->dev, "failed to read M98090_REG_DEVICE_STATUS: %d\n", ret); return IRQ_NONE; } dev_dbg(component->dev, "active=0x%02x mask=0x%02x -> active=0x%02x\n", active, mask, active & mask); active &= mask; if (!active) return IRQ_NONE; if (active & M98090_CLD_MASK) dev_err(component->dev, "M98090_CLD_MASK\n"); if (active & M98090_SLD_MASK) dev_dbg(component->dev, "M98090_SLD_MASK\n"); if (active & M98090_ULK_MASK) { dev_dbg(component->dev, "M98090_ULK_MASK\n"); max98090_pll_work(max98090); } if (active & M98090_JDET_MASK) { dev_dbg(component->dev, "M98090_JDET_MASK\n"); pm_wakeup_event(component->dev, 100); queue_delayed_work(system_power_efficient_wq, &max98090->jack_work, msecs_to_jiffies(100)); } if (active & M98090_DRCACT_MASK) dev_dbg(component->dev, "M98090_DRCACT_MASK\n"); if (active & M98090_DRCCLP_MASK) dev_err(component->dev, "M98090_DRCCLP_MASK\n"); return IRQ_HANDLED; } /** * max98090_mic_detect - Enable microphone detection via the MAX98090 IRQ * * @component: MAX98090 component * @jack: jack to report detection events on * * Enable microphone detection via IRQ on the MAX98090. If GPIOs are * being used to bring out signals to the processor then only platform * data configuration is needed for MAX98090 and processor GPIOs should * be configured using snd_soc_jack_add_gpios() instead. * * If no jack is supplied detection will be disabled. */ int max98090_mic_detect(struct snd_soc_component *component, struct snd_soc_jack *jack) { struct max98090_priv *max98090 = snd_soc_component_get_drvdata(component); dev_dbg(component->dev, "max98090_mic_detect\n"); max98090->jack = jack; if (jack) { snd_soc_component_update_bits(component, M98090_REG_INTERRUPT_S, M98090_IJDET_MASK, 1 << M98090_IJDET_SHIFT); } else { snd_soc_component_update_bits(component, M98090_REG_INTERRUPT_S, M98090_IJDET_MASK, 0); } /* Send an initial empty report */ snd_soc_jack_report(max98090->jack, 0, SND_JACK_HEADSET | SND_JACK_BTN_0); queue_delayed_work(system_power_efficient_wq, &max98090->jack_work, msecs_to_jiffies(100)); return 0; } EXPORT_SYMBOL_GPL(max98090_mic_detect); #define MAX98090_RATES SNDRV_PCM_RATE_8000_96000 #define MAX98090_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S24_LE) static const struct snd_soc_dai_ops max98090_dai_ops = { .startup = max98090_dai_startup, .set_sysclk = max98090_dai_set_sysclk, .set_fmt = max98090_dai_set_fmt, .set_tdm_slot = max98090_set_tdm_slot, .hw_params = max98090_dai_hw_params, .mute_stream = max98090_dai_mute, .trigger = max98090_dai_trigger, .no_capture_mute = 1, }; static struct snd_soc_dai_driver max98090_dai = { .name = "HiFi", .playback = { .stream_name = "HiFi Playback", .channels_min = 2, .channels_max = 2, .rates = MAX98090_RATES, .formats = MAX98090_FORMATS, }, .capture = { .stream_name = "HiFi Capture", .channels_min = 1, .channels_max = 2, .rates = MAX98090_RATES, .formats = MAX98090_FORMATS, }, .ops = &max98090_dai_ops, }; static int max98090_probe(struct snd_soc_component *component) { struct max98090_priv *max98090 = snd_soc_component_get_drvdata(component); struct max98090_cdata *cdata; enum max98090_type devtype; int ret = 0; int err; unsigned int micbias; dev_dbg(component->dev, "max98090_probe\n"); max98090->mclk = devm_clk_get(component->dev, "mclk"); if (PTR_ERR(max98090->mclk) == -EPROBE_DEFER) return -EPROBE_DEFER; max98090->component = component; /* Reset the codec, the DSP core, and disable all interrupts */ max98090_reset(max98090); /* Initialize private data */ max98090->sysclk = (unsigned)-1; max98090->pclk = (unsigned)-1; max98090->master = false; cdata = &max98090->dai[0]; cdata->rate = (unsigned)-1; cdata->fmt = (unsigned)-1; max98090->lin_state = 0; max98090->pa1en = 0; max98090->pa2en = 0; max98090->tdm_lslot = 0; max98090->tdm_rslot = 1; ret = snd_soc_component_read(component, M98090_REG_REVISION_ID); if (ret < 0) { dev_err(component->dev, "Failed to read device revision: %d\n", ret); goto err_access; } if ((ret >= M98090_REVA) && (ret <= M98090_REVA + 0x0f)) { devtype = MAX98090; dev_info(component->dev, "MAX98090 REVID=0x%02x\n", ret); } else if ((ret >= M98091_REVA) && (ret <= M98091_REVA + 0x0f)) { devtype = MAX98091; dev_info(component->dev, "MAX98091 REVID=0x%02x\n", ret); } else { devtype = MAX98090; dev_err(component->dev, "Unrecognized revision 0x%02x\n", ret); } if (max98090->devtype != devtype) { dev_warn(component->dev, "Mismatch in DT specified CODEC type.\n"); max98090->devtype = devtype; } max98090->jack_state = M98090_JACK_STATE_NO_HEADSET; INIT_DELAYED_WORK(&max98090->jack_work, max98090_jack_work); INIT_DELAYED_WORK(&max98090->pll_det_enable_work, max98090_pll_det_enable_work); INIT_WORK(&max98090->pll_det_disable_work, max98090_pll_det_disable_work); /* Enable jack detection */ snd_soc_component_write(component, M98090_REG_JACK_DETECT, M98090_JDETEN_MASK | M98090_JDEB_25MS); /* * Clear any old interrupts. * An old interrupt ocurring prior to installing the ISR * can keep a new interrupt from generating a trigger. */ snd_soc_component_read(component, M98090_REG_DEVICE_STATUS); /* High Performance is default */ snd_soc_component_update_bits(component, M98090_REG_DAC_CONTROL, M98090_DACHP_MASK, 1 << M98090_DACHP_SHIFT); snd_soc_component_update_bits(component, M98090_REG_DAC_CONTROL, M98090_PERFMODE_MASK, 0 << M98090_PERFMODE_SHIFT); snd_soc_component_update_bits(component, M98090_REG_ADC_CONTROL, M98090_ADCHP_MASK, 1 << M98090_ADCHP_SHIFT); /* Turn on VCM bandgap reference */ snd_soc_component_write(component, M98090_REG_BIAS_CONTROL, M98090_VCM_MODE_MASK); err = device_property_read_u32(component->dev, "maxim,micbias", &micbias); if (err) { micbias = M98090_MBVSEL_2V8; dev_info(component->dev, "use default 2.8v micbias\n"); } else if (micbias > M98090_MBVSEL_2V8) { dev_err(component->dev, "micbias out of range 0x%x\n", micbias); micbias = M98090_MBVSEL_2V8; } snd_soc_component_update_bits(component, M98090_REG_MIC_BIAS_VOLTAGE, M98090_MBVSEL_MASK, micbias); max98090_add_widgets(component); err_access: return ret; } static void max98090_remove(struct snd_soc_component *component) { struct max98090_priv *max98090 = snd_soc_component_get_drvdata(component); cancel_delayed_work_sync(&max98090->jack_work); cancel_delayed_work_sync(&max98090->pll_det_enable_work); cancel_work_sync(&max98090->pll_det_disable_work); max98090->component = NULL; } static void max98090_seq_notifier(struct snd_soc_component *component, enum snd_soc_dapm_type event, int subseq) { struct max98090_priv *max98090 = snd_soc_component_get_drvdata(component); if (max98090->shdn_pending) { snd_soc_component_update_bits(component, M98090_REG_DEVICE_SHUTDOWN, M98090_SHDNN_MASK, 0); msleep(40); snd_soc_component_update_bits(component, M98090_REG_DEVICE_SHUTDOWN, M98090_SHDNN_MASK, M98090_SHDNN_MASK); max98090->shdn_pending = false; } } static const struct snd_soc_component_driver soc_component_dev_max98090 = { .probe = max98090_probe, .remove = max98090_remove, .seq_notifier = max98090_seq_notifier, .set_bias_level = max98090_set_bias_level, .idle_bias_on = 1, .use_pmdown_time = 1, .endianness = 1, }; static const struct regmap_config max98090_regmap = { .reg_bits = 8, .val_bits = 8, .max_register = MAX98090_MAX_REGISTER, .reg_defaults = max98090_reg, .num_reg_defaults = ARRAY_SIZE(max98090_reg), .volatile_reg = max98090_volatile_register, .readable_reg = max98090_readable_register, .cache_type = REGCACHE_RBTREE, }; static const struct i2c_device_id max98090_i2c_id[] = { { "max98090", MAX98090 }, { "max98091", MAX98091 }, { } }; MODULE_DEVICE_TABLE(i2c, max98090_i2c_id); static int max98090_i2c_probe(struct i2c_client *i2c) { struct max98090_priv *max98090; const struct acpi_device_id *acpi_id; kernel_ulong_t driver_data = 0; int ret; pr_debug("max98090_i2c_probe\n"); max98090 = devm_kzalloc(&i2c->dev, sizeof(struct max98090_priv), GFP_KERNEL); if (max98090 == NULL) return -ENOMEM; if (ACPI_HANDLE(&i2c->dev)) { acpi_id = acpi_match_device(i2c->dev.driver->acpi_match_table, &i2c->dev); if (!acpi_id) { dev_err(&i2c->dev, "No driver data\n"); return -EINVAL; } driver_data = acpi_id->driver_data; } else { const struct i2c_device_id *i2c_id = i2c_match_id(max98090_i2c_id, i2c); driver_data = i2c_id->driver_data; } max98090->devtype = driver_data; i2c_set_clientdata(i2c, max98090); max98090->pdata = i2c->dev.platform_data; ret = of_property_read_u32(i2c->dev.of_node, "maxim,dmic-freq", &max98090->dmic_freq); if (ret < 0) max98090->dmic_freq = MAX98090_DEFAULT_DMIC_FREQ; max98090->regmap = devm_regmap_init_i2c(i2c, &max98090_regmap); if (IS_ERR(max98090->regmap)) { ret = PTR_ERR(max98090->regmap); dev_err(&i2c->dev, "Failed to allocate regmap: %d\n", ret); goto err_enable; } ret = devm_request_threaded_irq(&i2c->dev, i2c->irq, NULL, max98090_interrupt, IRQF_TRIGGER_FALLING | IRQF_ONESHOT, "max98090_interrupt", max98090); if (ret < 0) { dev_err(&i2c->dev, "request_irq failed: %d\n", ret); return ret; } ret = devm_snd_soc_register_component(&i2c->dev, &soc_component_dev_max98090, &max98090_dai, 1); err_enable: return ret; } static void max98090_i2c_shutdown(struct i2c_client *i2c) { struct max98090_priv *max98090 = dev_get_drvdata(&i2c->dev); /* * Enable volume smoothing, disable zero cross. This will cause * a quick 40ms ramp to mute on shutdown. */ regmap_write(max98090->regmap, M98090_REG_LEVEL_CONTROL, M98090_VSENN_MASK); regmap_write(max98090->regmap, M98090_REG_DEVICE_SHUTDOWN, 0x00); msleep(40); } static void max98090_i2c_remove(struct i2c_client *client) { max98090_i2c_shutdown(client); } #ifdef CONFIG_PM static int max98090_runtime_resume(struct device *dev) { struct max98090_priv *max98090 = dev_get_drvdata(dev); regcache_cache_only(max98090->regmap, false); max98090_reset(max98090); regcache_sync(max98090->regmap); return 0; } static int max98090_runtime_suspend(struct device *dev) { struct max98090_priv *max98090 = dev_get_drvdata(dev); regcache_cache_only(max98090->regmap, true); return 0; } #endif #ifdef CONFIG_PM_SLEEP static int max98090_resume(struct device *dev) { struct max98090_priv *max98090 = dev_get_drvdata(dev); unsigned int status; regcache_mark_dirty(max98090->regmap); max98090_reset(max98090); /* clear IRQ status */ regmap_read(max98090->regmap, M98090_REG_DEVICE_STATUS, &status); regcache_sync(max98090->regmap); return 0; } #endif static const struct dev_pm_ops max98090_pm = { SET_RUNTIME_PM_OPS(max98090_runtime_suspend, max98090_runtime_resume, NULL) SET_SYSTEM_SLEEP_PM_OPS(NULL, max98090_resume) }; #ifdef CONFIG_OF static const struct of_device_id max98090_of_match[] = { { .compatible = "maxim,max98090", }, { .compatible = "maxim,max98091", }, { } }; MODULE_DEVICE_TABLE(of, max98090_of_match); #endif #ifdef CONFIG_ACPI static const struct acpi_device_id max98090_acpi_match[] = { { "193C9890", MAX98090 }, { } }; MODULE_DEVICE_TABLE(acpi, max98090_acpi_match); #endif static struct i2c_driver max98090_i2c_driver = { .driver = { .name = "max98090", .pm = &max98090_pm, .of_match_table = of_match_ptr(max98090_of_match), .acpi_match_table = ACPI_PTR(max98090_acpi_match), }, .probe = max98090_i2c_probe, .shutdown = max98090_i2c_shutdown, .remove = max98090_i2c_remove, .id_table = max98090_i2c_id, }; module_i2c_driver(max98090_i2c_driver); MODULE_DESCRIPTION("ALSA SoC MAX98090 driver"); MODULE_AUTHOR("Peter Hsiang, Jesse Marroqin, Jerry Wong"); MODULE_LICENSE("GPL");
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with Cregit http://github.com/cregit/cregit
Version 2.0-RC1